View MT907405_1543916.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 zarlink semiconductor inc. zarlink, zl and the zarlink semiconductor logo are trademarks of zarlink semiconductor inc. copyright 2002-2005, zarlink semiconductor inc. all rights reserved. features ? combined e1 (pcm30) and t1 (d4/esf) framer, line interface unit (liu) and link controller with optional digital framer only mode ? in t1 mode the liu can recover signals attenuated by up to 30 db (5000 ft. of 24 awg cable) ? in e1 mode the liu can recover signals attenuated by up to 30 db (1900 m. of 0.65 mm cable) ? two hdlcs: fdl and channel 24 in t1 mode, timeslot 0 (sa bits) and timeslot 16 in e1 mode ? two-frame elastic buffer in rx & tx (t1) directions ? programmable transmit delay through transmit slip buffer ? low jitter dpll for clock generation ? enhanced alarms, performance monitoring and error insertion functions ? intel or motorola non-multiplexed parallel microprocessor interface ? st-bus 2.048 mbit/s backplane bus for both data and signaling ? japan telecom j1 framing and yellow alarm ? hardware data link access ? jtag boundary scan applications ? e1/t1 add/drop multiplexers and channel banks ? co and pbx equipment interfaces ? primary rate isdn nodes ? digital cross-connect systems (dcs) * mt9074a was revised after its market introduction. software can confirm that the installed chip is the most recent revision of mt9074a as follows: 1. in t1 mode, the lsb (least significant bit) of the synchronization status word - bit 0, page 3 address 10h is set high. 2. batch codes 61755.0 or higher, and/or date code beginning with 00, 01, 02, etc. august 2005 ordering information mt9074al 100 pin mqfp trays mt9074ap 68 pin plcc tubes mt9074apr 68 pin plcc tape & reel mt9074al1 100 pin mqfp* trays mt9074ap1 68 pin plcc* tubes mt9074apr1 68 pin plcc* tape & reel *pb free matte tin -40 c to +85 c mt9074 t1/e1/j1 single chip transceiver data sheet figure 1 - functional block diagram st-bus interface cas buffer st loop pl loop national dg loop alarm detection, 2 frame slip buffer st-bus interface microprocessor interface txao txb txa line driver ttip pulse generator clock,data recovery rx equalizer & data slicer osc1 osc2 rtip bs/ls csti dsti csto dsto e1.5o rring tring bit buffer f0b c4b rxmf los txmf transmit framing, error, test signal generation and slip buffer data link, hdlc0 hdlc1 receive framing, performance monitoring, rxdlclk rxdl txdl txdlclk r/w /wr cs ds /rd irq d7~d0 ac0 rxfp jitter attenuator & clock control ac4 rm loop mt loop tdi tdo tms tclk trst ieee 1149.1 s/fr
mt9074 data sheet 2 zarlink semiconductor inc. description the mt9074 is a single chip device, operable in either t1 or e1 mode, integrating either an advanced t1 (t1 mode) or pcm30 (e1 mode) framer with a line interface unit (liu). the framer interfaces to a 2.048 mbit/s backplane pr oviding selectable data link access with optional hdlc controllers for either the fdl bits and channel 24 (t1 mode) or s a bits and channel 16 (e1 mode). the liu interfaces the framer to t1 (t1 mode) or pcm30 (e1 mode) transformer-isolated four-wire line with minimal external components required. in t1 mode, the mt9074 supports d4, esf and slc-96 formats, meeting the latest recommendations including itu i.431, at&t pub43801, tr-62411, ansi t1.102, t1. 403 and t1.408. in e1 mode the mt9074 supports the latest itu-t recommendations including g.703, g.704, g. 706, g.732, g.775, g.796, g. 823 for pcm30, and i.431 for isdn primary rate. it also supports etsi ets 300 011, ets 300 166 and ets 300 233.
mt9074 data sheet 3 zarlink semiconductor inc. figure 2 - pin connections 100 pin mqfp (jedec mo-112) 68 pin plcc 60 27 txao cs 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 trst tc l k tms tdo tdi gndatx tring ttip vddatx vdd rxfp f0b vss ic e1.5o/c1.5o reset irq d0 d1 d2 d3 vss ic int/mot vdd d4 d5 d6 d7 r/w /wr ac0 ds /rd dsti csti csto s/fr/c1.5i dsto osc2 osc1 vss vdd txdl ic ic vss vdd los ac1 ac2 ac3 ac4 gndarx rtip rring vddarx bs/ls txmf txa rxdclk rxdl rxmf vss 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 c4b vdd nc nc nc nc nc 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 22 24 26 28 30 32 34 36 38 40 44 46 48 42 82 100 98 96 94 92 88 86 84 90 20 18 16 14 12 10 8 6 4 2 los ic nc ic tcdlck txdl s/fr/ c1.5i vdd vss osc1 osc2 nc vss vdd csto csti dsto dsti ds /rd nc nc nc nc nc nc nc txao tc l k tms tdo tdi gndatx f0b c4b e1.5o/c1.5o nc tring ttip vddatx vdd vss ic rxfp nc trst nc bs/l s ac2 ac1 rxdl rxdlck vss vdd vdarx rtip rxmf txmf nc ac3 ac4 nc nc nc gndarx rring nc nc nc nc nc nc nc nc cs reset irq d0 d1 d2 d3 vss int/mot d6 r/w /wr ic vdd d4 d5 d7 nc ac0 nc nc txlclk txa txb txb
mt9074 data sheet table of contents 4 zarlink semiconductor inc. features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 mt9074 line interface unit (liu) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 20 mhz clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 phase lock loop (pll) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 clock jitter attenuation modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 the digital interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 t1 digital interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 frame and superframe structure in t1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 multiframing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 e1 digital interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 basic frame alignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 crc-4 multiframing in e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 cas signaling multiframing in e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 mt9074 access and control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 the control port interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 control and status register access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 identification code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 st-bus streams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 reset operation (initialization) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 transmit data all ones (txao) operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 data link operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 data link operation in e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 data link operation in t1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 external data link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 bit - oriented messaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 dual hdlc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 hldc0 functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 hdlc1 functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 hdlc description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 hdlc frame structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 data transparency (zero insertion/deletion) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 invalid frames . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 frame abort . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 interframe time fill and link channel states . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 go-ahead . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 hdlc functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 hdlc transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 hdlc receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 slip buffers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 slip buffer in t1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 slip buffer in e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 framing algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 frame alignment in t1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 frame alignment in e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 notes for synchronization state diagram (figure 15) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
mt9074 data sheet table of contents 5 zarlink semiconductor inc. reframe . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 t1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 mt9074 channel signaling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 channel signaling in t1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 channel signaling in e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 loopbacks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 performance monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 error counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 t1 counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 framing bit error counter (fc7-0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 out of frame / change of frame alignment counter (oof3-0/cofa3-0) . . . . . . . . . . . . . . . . . . . . . . 52 multiframes out of sync counter (mfoof7-mfoof0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 crc-6 error counter (cc15-0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 bipolar violation error counter (bpv15-bpv0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 prbs error counter (ps7-0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 crc multiframe counter for prbs (psm7-0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 e1 counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 errored fas counter (efas7-efas0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 e-bit counter (ec9-0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 bipolar violation error counter (bpv15-bpv0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 crc-4 error counter (cc9-0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 prbs error counter (ps7-0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 crc multiframe counter for prbs (psm7-0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 error insertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 per time slot control words . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 clear channel capability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 microport signaling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 per time slot looping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 prbs testing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 digital milliwatt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 per channel inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 alarms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 automatic alarms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 detected events and words . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 t1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 severely errored frame event . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 loop code detect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 pulse density violation detect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 timer outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 consecutive frame alignment patterns (confap) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 8 receive frame alignment signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 receive non frame alignment signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 receive multiframe alignment signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 interrupts on t1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 interrupts on e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 digital framer mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 t1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 control and status registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
mt9074 data sheet table of contents 6 zarlink semiconductor inc. t1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 per channel transmit signaling (pages 5 and 6) (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 per time slot control words)(pages 7 and 8) (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 per channel receive signaling (t1 and e1 mode) (pages 9 and 0ah) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 e1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 master control 1 (page 01h) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 master control 2 (page-2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 master control 2 (page 02h) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 master status 1 (page03h) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 master status 2 (page-4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 master status 2 (page 04h) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 per channel transmit signaling (pages 5 and 6) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 per time slot control words(pages 7 and 8) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 per channel receive signaling (pages 9 and 0ah) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123 hdlc control and status (page b for hdlc0 and page c for hdlc1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
mt9074 data sheet list of figures 7 zarlink semiconductor inc. figure 1 - functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 figure 2 - pin connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 figure 3 - input jitter tolerance as recommended by tr-62411 (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 4 - input jitter tolerance as recommended by etsi 300 011 (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 5 - analog line interface (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 6 - analog line interface (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 7 - pulse template (t1.403) (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 8 - pulse template (g.703)(e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 figure 9 - clock oscillator circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 10 - crystal oscillator circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 11 - tr 62411 jitter attenuation curve. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 12 - read and write pointers in the transmit slip buffers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 figure 13 - read and write pointers in the receive slip buffers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 figure 14 - read and write pointers in the slip buffers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 figure 15 - synchronization state diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 figure 16 - motorola microport timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138 figure 17 - intel microport timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139 figure 18 - jtag port timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140 figure 19 - transmit data link timing diagram (t1 mode). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140 figure 20 - transmit data link timing diagram (e1 mode). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141 figure 21 - transmit data link functional timing (e1 mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141 figure 22 - receive data link functional timing (t1 mode). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142 figure 23 - receive data link diagram (t1 mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142 figure 24 - receive data link functional timing (e1 mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143 figure 25 - receive data link timing diagram (e1 mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143 figure 26 - st-bus functional timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144 figure 27 - st-bus timing diagram (input clocks) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144 figure 28 - st-bus timing diagram (output clocks) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145 figure 29 - receive multiframe functional timing (e1 mode). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145 figure 30 - ransmit multiframe functional timing (t1 mode or e1 mode). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146 figure 31 - multiframe timing diagram (t1 mode or e1 mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146 figure 32 - ransmit digital data timing diagram (liu disabled) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147 figure 33 - receive digital data timing diagram (liu disabled) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147 figure 34 - d4 format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148 figure 35 - pcm30 format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148 figure 36 - st-bus stream format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149
mt9074 data sheet list of tables 8 zarlink semiconductor inc. table 1 - transmit line build out (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 2 - transmit pulse amplitude (e1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 3 - maximum curve for figure 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 4 - minimum curve for figure 7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 5 - selection of clock jitter attenua tion modes using the m/s and ms/fr pins . . . . . . . . . . . . . . . . . . . . . . 24 table 6 - stbus vs. ds1 to channel relationship(t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 table 8 - esf superframe structure (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 7 - d4 superframe structure(t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 9 - slc-96 framing structure(t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 10 - stbus vs. pcm-30 to channel relationship(e1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 11 - fas and nfas structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 12 - operation of autc, arai and talm control bits (e1 mode). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 13 - page summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 14 - reset status(t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 15 - reset status(e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 16 - message oriented performance repo rt structure (t1.403 and t1.408) . . . . . . . . . . . . . . . . . . . . . . . 36 table 17 - hdlc frame format. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 table 19 - a-law digital milliwatt pattern (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 table 18 - digital milliwatt pattern (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 table 20 - master control 1 (page 1) (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 table 22 - transmit alarm control word (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62 table 21 - framing mode select (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62 table 23 - data link control word (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63 table 24 - transmit bit oriented message (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 table 25 - signaling control word (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 table 26 - coding and loopback control word (t1)(page 1, address 15h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 table 27 - reserved (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 table 28 - transmit elastic buffer set delay word (t1) (page 1, address 17h) . . . . . . . . . . . . . . . . . . . . . . . . . . 66 table 29 - transmit message word (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 table 30 - error insertion word (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 table 31 - reset control word (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 table 32 - table 32 - interrupt mask word zero (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 table 33 - interrupt mask word one (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 table 34 - interrupt mask word two (t1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 table 35 - interrupt mask word three (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 table 36 - liu control word (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 table 37 - master control 2 (page 02h) (t1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 table 38 - configuration control word. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 table 39 - custom tx pulse enable. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 table 40 - custom pulse word 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 table 41 - custom pulse word 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 table 42 - custom pulse word 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 table 43 - custom pulse word 4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 table 44 - master status 1 (page 3) (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 table 45 - synchronization status word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 table 46 - alarm status word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 table 47 - timer status word. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 table 48 - most significant phase status word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
mt9074 data sheet list of tables 9 zarlink semiconductor inc. table 49 - least significant phase status word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 table 50 - receive bit oriented message . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 table 51 - receive signal status word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 table 52 - msb transmit slip buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 table 53 - transmit slip buffer delay. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 table 54 - identification word. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 table 55 - master status 2 (page 4) (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 table 56 - prbs error counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 table 57 - crc multiframe counter for prbs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81 table 58 - alarm reporting latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81 table 59 - framing bit counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81 table 60 - out of frame / change of frame alignment counter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82 table 61 - multiframes out of sync counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82 table 62 - most significant bits of the bpv counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82 table 63 - least significant bits of the bpv counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82 table 64 - crc-6 error counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 table 65 - crc-6 error counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 table 66 - interrupt word zero . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 table 67 - interrupt word one . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 table 68 - interrupt word two . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 table 69 - interrupt word three . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85 table 70 - overflow reporting latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 table 71 - page 5, 6 address mapping to ds1 channels (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 table 72 - transmit channel associated signaling (t1) (pages 5,6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 table 73 - t1 / transmit channels usage - csti. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 table 74 - pages 7 and 8 address mapping to ds1 channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 table 75 - per time slot control words (pages 7 and 8) (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 table 76 - page 9, a address mapping to ds1 channels (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 table 77 - receive channel associated signaling (pages 9 and a) (t1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 table 78 - master control 1 (page 1) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 table 79 - mode selection control word (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 table 80 - transmit alarm control word (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93 table 81 - hdlc selection word (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93 table 82 - transmit multiframe alignment signal (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 table 83 - interrupt and signaling control word (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 table 84 - coding and loopback control word (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95 table 87 - transmit message word (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 table 85 - non frame alignment control word (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 table 86 - multiframe and data link selection (e1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 table 88 - error insertion word (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 table 89 - signaling control word (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 table 90 - interrupt mask word zero (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 table 91 - interrupt mask word one (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99 table 93 - interrupt mask word three (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 table 92 - interrupt mask word two (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 table 94 - liu control word (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101 table 95 - master control 2 (page 02h) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 table 96 - configuration control word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
mt9074 data sheet list of tables 10 zarlink semiconductor inc. table 97 - custom tx pulse enable. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 table 98 - custom pulse word 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104 table 99 - custom pulse word 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104 table 100 - custom pulse word 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104 table 101 - custom pulse word 4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 table 102 - master status 1 (page 3) (e1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 table 103 - synchronization status word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106 table 104 - alarm status word 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106 table 105 - timer status word. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108 table 106 - most significant phase status word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109 table 107 - least significant phase status word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109 table 108 - receive frame alignment signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110 table 109 - receive signal status word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110 table 110 - itter attenuator status word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 table 111 - receive non-frame alignment signal. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 table 112 - receive multiframe alignment signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112 table 113 - alarm status word 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112 table 114 - identification word. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 table 115 - master status 2 (page 4) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 table 116 - prbs error counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 table 117 - crc multiframe counter for prbs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115 table 118 - alarm reporting latch. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115 table 119 - errored frame alignment signal counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115 table 120 - e-bit error counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 table 121 - e-bit error counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 table 122 - most significant bits of the bpv counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 table 123 - least significant bits of the bpv counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 table 124 - crc-4 error counter cet . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 table 125 - crc-4 error counter cet . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117 table 126 - interrupt word zero . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117 table 127 - interrupt word one . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 table 128 - interrupt word two . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119 table 129 - interrupt word three . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 table 130 - overflow reporting latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 table 131 - page 5, 6 address mapping to cas signaling channels (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 table 132 - transmit channel associated signaling (e1) (pages 5,6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 table 133 - e1 / transmit channels usage - csti . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 table 134 - mapping to cept channels(page 8h and 9h) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 table 135 - per time slot control words (pages 7 and 8) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123 table 136 - page 9, a address mapping to cas channels (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123 table 137 - receive channel associated signaling (pages 9 and a) (e1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124 table 138 - receive cas channels (csto) (e1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124 table 139 - hdlc 0 & 1 control and status (page b & c) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125 table 140 - hdlc address recognition register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126 table 141 - hdlc address recognition register2 (page b & c, address 11h) . . . . . . . . . . . . . . . . . . . . . . . . 126 table 142 - tx fifo write register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126 table 143 - rx fifo read register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127 table 144 - hdlc control register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
mt9074 data sheet list of tables 11 zarlink semiconductor inc. table 145 - hdlc status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129 table 146 - hdlc control register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130 table 147 - hdlc interrupt mask register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130 table 149 - receive crc msb register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131 table 148 - hdlc interrupt status register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131 table 150 - receive crc lsb register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132 table 151 - ransmit byte count register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132 table 152 - hdlc test control register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132 table 153 - hdlc test status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133 table 154 - hdlc control register 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134 table 155 - hdlc control register 4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
mt9074 data sheet 12 zarlink semiconductor inc. pin description pin # name description 68 pin plcc 100 pin mqfp 1 66 osc1 oscillator input. this pin is either connected via a 20.000 mhz crystal to osc2 where a crystal is used, or is direct ly driven when a 20.000 mhz. oscillator is employed . 2 67 osc2 oscillator output. connect a 20.0 mhz crystal between osc1 and osc2. not suitable for driving other devices. 368 v ss negative power supply (input). digital ground. 469 v dd positive power supply (input). digital supply (+5 v 5%). 5 70 csto control st-bus output. csto carries serial streams for cas and ccs respectively a 2.048 mbit/s st-bus status stream which contains the 30 receive signaling nibbles (abcdzzzz or zzzzabcd) . the most significant nibbles of each st-bus time slot are valid and the least significant nibbles of each st-bus time slot are tristated when control bit msn (page 01h, address 1ah, bit 1) is set to 1. if msn=0, the position of the valid and tristated nibbles are reversed. 6 71 csti control st-bus input. csti carries serial streams for cas and ccs respectively a 2.048 mbit/s st-bus control stream which contains the 30 transmit signaling nibbles (abcdxxxx or xxxxabcd) when rpsig=0. when rpsig=1 this pin has no function. the most si gnificant nibbles of each st-bus time slot are valid and the least significant nibbles of each st-bus time slot are ignored when control bit msn (page 01h, address 1ah, bit 1) is set to 1. if msn=0, the position of the valid and ignored nibbles is reversed. 7 72 dsto data st-bus output. a 2.048 mbit/s serial stream which contains the 24/30 pcm(t1/e1) or data channels received on the pcm24/30 (t1/e1) line. 8 73 dsti data st-bus input. a 2.048 mbit/s serial stream which contains the 24/30 (t1/e1)pcm or data channels to be transmitted on the pcm24/30 (t1/e1)line. 974ds /rd data/read strobe (input) . in motorola mode (ds ), this input is the active low data strobe of the microprocessor interface. in intel mode (rd ), this input is the active low read strobe of the microprocessor interface. 10 83 cs chip select (input) . this active low input enables the non-multiplexed parallel microprocessor interface of the mt9074. when cs is set to high, the microprocessor interface is idle and all bus i/o pins will be in a high impedance state. 11 84 reset reset (input). this active low input puts the mt9074 in a reset condition. reset should be set to high for normal operation. the mt9074 should be reset after power-up. the reset pin must be held low for a minimum of 1 sec. to reset the device properly. 12 85 irq interrupt request (output) . a low on this output pin indicates that an interrupt request is presented. irq is an open drain output that should be connected to v dd through a pull-up resistor. an active low cs signal is not required for this pin to function.
mt9074 data sheet 13 zarlink semiconductor inc. 13 - 16 86-89 d0 - d3 data 0 to data 3 (three-state i/o). these signals combined with d4-d7 form the bidirectional data bus of the microprocesso r interface (d0 is the least significant bit). 17 90 vss negative power supply (input). digital ground. 18 91 ic internal connection . tie to vss (ground) for normal operation. 19 92 int/mot intel/motorola mode selection (input). a high on this pin configures the processor interface for the intel parallel non-multiplexed bus type. a low configures the processor interface for the motorola parallel non-multiplexed type. 20 93 vdd positive power supply (input). digital supply (+5 v 5%). 21 - 24 94-97 d4 - d7 data 4 to data 7 (three-state i/o). these signals combined with d0-d3 form the bidirectional data bus of the parallel proc essor interface (d7 is the most significant bit) . 25 98 r/w /wr read/write/write strobe (input). in motorola mode (r/w ), this input controls the direction of the data bus d[0:7] duri ng a microprocessor access. when r/w is high, the parallel processor is reading data from the mt9074. when low, the parallel processor is writing data to the mt9074. for intel mode (wr ), this active low write strobe configures the data bus lines as input. 26 - 30 99, 8-11 ac0 - ac4 address/control 0 to 4 (inputs). address and control inputs for the non-multiplexed parallel processor interface. ac0 is the least significant input. 31 12 gnd arx receive analog ground (input) . analog ground for the liu receiver. 32 33 13 14 rtip rring receive tip and ring (input) . differential inputs for th e receive line signal - must be transformer coupled (see figure 5). in di gital framer mode these are ttl level inputs that connect to the digital outputs of a receiver. if the receiver serial data output is nrz connect that output to rtip. if the receiver data output is split phase unipolar signal connect one signal to rtip and the complementary signal to rring. 34 15 vdd arx receive analog power supply (input). analog supply for the liu receiver (+5 v 5%). 35 16 vdd positive power supply (input). digital supply (+5 v 5%). 36 17 vss negative power supply (input). digital ground. 37 18 txa transmit a (output). when the internal liu is disabled (digital framer only mode), if control bit nrz=1, and nrz output data is clocked out on pin txa with the rising edge of c1.50 (txb has no function when nrz format is selected). if nrz=0, pins txa and txb are a complementar y pair of signals t hat output digital dual-rail clocked out with the rising edge of c1.50. 38 19 txb transmit b (output). when the internal liu is disabled and control bit nrz=0, pins txa and txb are a complementary pair of signals that output digital dual-rail data clocked out with t he rising edge of c1.50. 39 20 rxdlclk data link clock (output) . a gapped clock signal derived from the extracted clock from the line clock, available for an exter nal device to clock in rxdl data (at 4, 8, 12, 16 or 20 khz) on the rising edge. pin description pin # name description 68 pin plcc 100 pin mqfp
mt9074 data sheet 14 zarlink semiconductor inc. 40 21 rxdl receive data link (output). a serial bit stream containing received line data after zero code suppression. this data is cl ocked out with the rising edge of e1.5o. 41 22 txmf transmit multiframe boundary (input) . an active low input used to set the transmit multiframe boundary (cas or crc multiframe). the mt9074 will generate its own multiframe if this pin is held high. this input is usually pulled high for most applications. 42 23 rxmf receive multiframe boundary (output). an output pulse delimiting the received multiframe boundary. the next frame output on the data stream (dsto) is basic frame zero on the t1 or pcm30 link. in e1 mode this receive multiframe signal can be related to either the receive crc multiframe (page 01h, address 17h, bit 6, mfsel=1) or the receive signaling multiframe (mfsel=0). 43 24 bs/ls bus/line synchronization mode selection (input) . if high, c4b and f0b will be inputs; if low, c4b and f0b will be outputs. 44 32 e1.5o/c1.5o 2.048 mhz in e1 mode or 1.544 mhz in t1 mode, extracted clock (output). if the internal l/u is enabled, this output is the clock extracted from the received signal and used internally to clock in data received on rtip and rring. if the internal liu is disabled (digital framer mode), this output is a 1.544 mhz clock (t1) c1.5o or a 2.048 mhz clock c2o which clocks out the transmit digital data txa, txb. 45 33 c4b 4.096 mhz system clock (input/output). c4b is the clock for the st-bus sections and transmit serial pcm data of the mt9074. in the free-run (s/fr =0) or line synchronous mode (s/fr =1 and bs/ls =0) this signal is an output, while in bus synchronous mode (s/fr =1) this signal is an input clock which is phase-locked to the extracted clock (e1.5o). 46 34 f0b frame pulse (input/output). this is the st-bus frame synchronization signal, which delimits the 32 channel frame of csti, csto, dsti, dsto and the pcm30 link. in the free-run (s/fr =0) or line synchronous mode (s/fr =1 and bs/ls =0) this signal is an output, while in the bus synchronous mode (s/fr =1 and bs/ls =1) this signal is an input. 47 35 rxfp receive frame pulse (output). an 8 khz pulse signal, which is low for one extracted clock period. this signal is synchronized to the receive ds1 or pcm30 basic frame boundary. 48 36 ic internal connection. must be left open for normal operation. 49 37 v ss negative power supply (input). digital ground. 50 38 v dd positive power supply (input). digital supply (+5 v 5%). 51 39 vdd atx transmit analog power supply (input). analog supply for the liu transmitter (+5 v 5% 10%)). 52 53 40 41 ttip tring transmit tip and ring (outputs). differential outputs for the transmit ds1 line signal - must be transfor mer coupled (see figure 5). 54 42 gnd atx transmit analog ground (input). analog ground for the liu transmitter. 55 43 tdi ieee 1149.1 test data input. if not used, this pin should be pulled high. pin description pin # name description 68 pin plcc 100 pin mqfp
mt9074 data sheet 15 zarlink semiconductor inc. device overview the mt9074 in t1 mode operates as an advanced t1 framer with an on-chip line interface unit (liu) that meets or supports the recommendations including itu i.431, at&t pub43801, tr-62411, ansi t1.102, t.403 and t.408. 56 44 tdo ieee 1149.1 test data output. if not used, this pin should be left unconnected. 57 45 tms ieee 1149.1 test mode selection (input). if not used, this pin should be pulled high. 58 46 tclk ieee 1149.1 test clock signal (input). if not used, this pin should be pulled high. 59 47 trst ieee 1149.1 reset signal (input). if not used, this pin should be held low. 60 48 txao transmit all ones (input). high - ttip, tring will transmit data normally. low - ttip, tring will transmit an all ones signal. 61 57 los loss of signal or synchronization (output). when high, and los/lof (page 1 address 19 bit 0) is zero, this signal in dicates that the receive portion of the mt9074 is either not detecting an incoming signal (bit llos on page 03h address 16h is one) or is detecting a loss of bas ic frame alignment condition (bit sync on page 03h address 10h is one). if los/lof=1, a high on this pin indicates a loss of signal condition. 62 58 ic internal connection. tie to vss (ground) for normal operation. 59 nc no connection. leave open for normal operation. 63 60 ic internal connection. tie to v ss (ground) for normal operation. 64 61 txdlclk transmit data link clock (output). a gapped clock signal derived from a gated 2.048 mbit/s clock for transmit data link at 4, 8, 12, 16 or 20 khz. the transmit data link data (txdl) is clocked in on the ri sing edge of txdlclk. txdlclk can also be used to clock dl data out of an external serial controller. 65 62 txdl transmit data link (input). an input serial stream of transmit data link data at 4, 8, 12, 16 or 20 kbit/s. 66 63 s/fr/ c1.5i sychronous/freerun extracted clock (input): if low, and the internal liu is enabled, the mt9074 is in free run mode. pins 45 c4b and 46 f0b are outputs generating system clocks. slips will occur in the receive slip buffer as a result of any deviation between the mt9074's internal pll (which is free - running) and the frequency of the incoming line data. if high, and the internal liu is enabled, the mt9074 is in bus or line synchron ization mode depending on the bs/ls pin. if the internal liu is disabled, in digital framer mode, this pin (c1.5i) takes an input clock 1.544 mhz (t1) / 2.048 mhz (e1) that clocks in the received digital data on pins rtip and rring with its rising edge. 67 64 vdd positive power supply (input). digital supply (+5 v 5%). 68 65 vss negative power supply (input). digital ground. pin description pin # name description 68 pin plcc 100 pin mqfp
mt9074 data sheet 16 zarlink semiconductor inc. the mt9074 in e1 mode operates as an advanced pcm30 fr amer with an on-chip line interface unit (liu) that meets or supports the latest itu-t recommendations fo r pcm30 and isdn primary rate including g.703, g.704, g.706, g.775, g.796, g.732, g.823 and i.431. it also meets or supports the layer 1 requirements of etsi ets 300 011, ets 300 166, ets 300 233 and bs6450. the line interface unit (liu) of the mt9074 interfaces th e digital framer functions to either the ds1 (t1 mode) or pcm30 (e1 mode) transformer-isolated four wire line. the transmit portion of the mt9074 liu consists of a digital buffer, a digital-to-analog converter, and a differential line driver. the receiver portion of the mt9074 liu consists of an input signal peak detector, an optional equalizer, a smoo thing filter, data and clock slicers and a clock extractor. system timing may be slaved to the line, operated in free-run mode or controlled by an external timing source. in t1 mode the mt9074 contains a pll which always generates the transmit timing for the liu. in e1 mode the liu also contains a jitter attenuator (ja), whic h can be included in either the transmit or receive path. the mt9074 will attenuate jitter from 2.5 hz and roll-off at a rate of 20 db/decade. the intrinsic jitter is less than 0.02 ui. the pll output (@1.544 mhz for t1 mode and @2.048 mhz for e1 mode) clocks out the transmit line data. to accommodate some special applications, the mt9074 also supports a digital framer only mode by providing direct access to the transmit and receive data in digital format, i.e., by-p assing the analog liu front-end. the digital portion of the mt9074 connects selected channel s of an incoming stream of time multiplexed 2.048 mbit/s pcm channels to the transmit pa yload of either the t1 or e1 trunk, while the receive payload is connected to the st-bus 2.048 mbit/s backplane bus for both data and signaling with channel times and the frame boundary synchronous to the transmit side. c ontrol, reporting and condi tioning of the line is implemented via a parallel microprocessor interface. the mt9074 has a comprehensive suite of status, alarm, performance monitoring and reporting features. these include counters for bpvs, crc errors, f-bit errors (t1 on ly), e-bit errors (e1 only), errored frame alignment signals (e1 only), bert, oof (t1 only), and rai and continuous crc errors (e1 only). also, included are transmission error insertion for bpvs, crc-6 errors (t1 only ), crc-4 errors (e1 only), fr aming bit errors (t1 only), frame and non-frame alignment signal errors (e1 only), pa yload errors and loss of signal errors. a built-in prbs generator (2 15 -1) can be connected to any combination of outgoing channels; an equiv alent prbs error detector can be independently connected to any combination of receive channels. a complete set of loopbacks has been implemented, which in clude digital, remote, st-b us, payload, local, metallic and remote time slot. the mt9074 also provides a comprehensive set of maskable interrupts. interrupt sources consist of synchronization status, alarm status, counter indication and overflow, timer status, slip indication, maintenance functions and receive channel associated signaling bit changes. in t1 mode the framer operates in any one of the fram ing modes: d4, slc-96 and extended superframe (esf). the esf fdl bits of the mt9074 can be accessed either through the data link pins txdl, rxdl, rxdlclk and txdlclk, or through internal regist ers for bit oriented messages, or through a built-in hdlc. a second hdlc may be connected to ds1 channel 24 for the isdn primary rate signaling applications. in e1 mode the mt9074 operates in either termination or tr ansparent modes selectable via software control. in the termination mode the crc-4 calculation is performed as part of the framing algorithm. in the transmit transparent mode, no framing or signaling is imposed on the data tr ansmit from dsti on the li ne. in addition, the mt9074 optionally allows the data link maintenance channel to be modified and updates the crc-4 remainder bits to reflect the modification. all channel, framing and signaling data passes through th e device unaltered. this is useful for intermediate point applications of a pcm30 link where the data link data is modified, but the error information transported by the crc-4 bits must be passed to the te rminating end. in the receive transparent mode, the received line data is channelled to dsto with framing ope rations disabled, consequently, the data passes through the slip buffer and drives dsto with an arbitrary alignment. in e1 mode the s a bits can be accessed by the mt9074 in the following three ways: ? programming a register;
mt9074 data sheet 17 zarlink semiconductor inc. ? data link pins txdl, rxdl, rxdlclk and txdlclk; ? hdlc controller with a 128 byte fifo. a second hdlc controller with a 128 byte fifo is available for connection to timeslot 16 in e1 mode. functional description mt9074 line interface unit (liu) receiver the receiver portion of the mt9074 liu consists of an i nput signal peak detector, an optional equalizer with two separate high pass sections, a smoothing filter, data and clock slicers and a clock extractor. receive equalization gain can be set manually (i.e., software) or it can be determined automatic ally by peak detectors. the output of the receive equalizer is conditioned by a smoo thing filter and is passed on to the clock and data slicer. the clock slicer output signal drives a phase locked loop, which generates an extracted clock (c1.50). this extracted clock is used to sample the output of t he data comparator. in t1 mode, the receiver portion of the liu can reliably recover clock and data from signals attenuated by up to 30 db @ 772 khz (translates to 5000 ft. of pic 24 awg cabl e) and tolerate jitter to the maximum specified by at&t tr 62411 (see figure 3). in e1 mode the receiver portion of t he liu can reliably recover clock and data from signals attenuated by up to 30 db @ 1024 khz (translates to 1900 m. of pic 0.65 mm or 22 awg cable) and tolerate jitter to the maximum specified by ets 300 011 (figure 4). the los output pin function is user se lectable to indicate any combination of loss of signal and/or loss of basic frame synchronization condition. the llos (loss of signal) status bit indicates when the receive signal level is lower than the analog threshold for at least 1 millisecond, or when more than 192 consecutive zeros have been received. in e1 mode the analog threshold is either of -20 db or -40 db. for t1 mode the analog threshold is -40 db. in t1 mode, the receive liu circuit re quires a terminating resistor of 100 ? across the device side of the receive 1:1 transformer. in e1 mode the receive liu circuit require s a terminating resistor of either 120 ? or 75 ? across the device side of the receive1:1 transformer. the jitter tolerance of the clock extractor circuit exceeds the requirements of tr 62411 in t1 mode (see figure 3) and g.823 in e1 mode (see figure 4). transmitter the transmit portion of the mt9074 liu consists of a hi gh speed digital-to-analog converter and complementary line drivers. when a pulse is to be transmitted, a sequence of digital values (dependent on transmit equalization) are read out of a rom by a high speed clock. these values drive th e digital-to-analog converte r to produce an analog signal, which is passed to the complementary line drivers. the complementary line drivers are designed to drive a 1:2 step-up transformer (see figure 5 for t1 mode and figure 6 for e1 mode). a 0.47 uf capa citor is required between the ttip and the transmit transformer. resistors rt (as shown in figure 5) are for termination for transm it return loss. the values of rt may be optimized for t1 mode, e1 120 ? lines, e1 75 ? lines or set at a compromise value to se rve multiple applications. program the liu control word (address 1fh page 1) to adjust the pulse amplitude accordingly.
mt9074 data sheet 18 zarlink semiconductor inc. alternatively, the pulse level and shape may be discre tely programmed by writing to the custom pulse level registers (addresses 1ch to 1f h, page 2) and setting the custom transm it pulse bit high (bit 3 of the transmit pulse control word). in this case the output of each of t he registers directly drives t he d/a converter going to the line driver. tables 1 and 2 show recommended transmit pulse amplitude settings. in t1 mode, the template for the tr ansmitted pulse (the dsx-1 template) is shown in figure 7. the nominal peak voltage of a mark is 3 volts. the ratio of the amplit ude of the transmit pulses generated by ttip and tring lie between 0.95 and 1.05. in e1 mode, the template for the trans mitted pulse, as specified in g.703, is shown in figure 8. the nominal peak voltage of a mark is 3 volts for 120 ? twisted pair applications and 2.37 volts for 75 ? coax applications. the ratio of the amplitude of the transmit pulses generated by ttip and tring lie between 0.95 and 1.05. figure 3 - input jitter tolerance as recommended by tr-62411 (t1) figure 4 - input jitter tolerance as recommended by etsi 300 011 (e1) 138ui 0.4ui 1.0hz 10hz 1.0khz 10khz 100khz jitter frequency (log scale) peak to peak jitter amplitude (log scale) 28ui 1.0ui 10ui 100ui 0.1hz 100hz 4.9 hz 18ui 1.5ui 0.2ui 1.667hz 20hz 2.4khz 18khz 100khz peak to peak jitter amplitude (log scale) jitter frequency (log scale) mt9074 tolerance
mt9074 data sheet 19 zarlink semiconductor inc. figure 5 - analog line interface (t1) name functional description txl2-0 transmit line build out 2 - 0 . setting these bits shapes the transmit pulse as detailed in the table below: txl2 txl1 txl0 line build out 0 0 0 0 to 133 feet/ 0 db 0 0 1 133 to 266 feet 0 1 0 266 to 399 feet 0 1 1 399 to 533 feet 1 0 0 533 to 655 feet 1 0 1 -7.5 db 1 1 0 -15 db 1 1 1 -22.5 db after reset these bits are zero. table 1 - transmit line build out (t1) ttip 0.47 uf 1:1 tring 1:2 fuse r t r t + 5v 100 ? tx rx rtip rring r t : 2.4 ? fuse fuse fuse * recommended rectifier bridge diodes are mur460 (due to low capacitance). ** recommended zero-diode is 1n5339 (due to high capacitance) * **
mt9074 data sheet 20 zarlink semiconductor inc. figure 6 - analog line interface (e1) name functional description tx2-0 transmit pulse amplitude. select the tx2 ?tx0 bits according to the line type, value of termination resistors (rt), and transformer turns ratio used tx2 tx1 tx0 line impedance( ? ) rt( ? ) transformer ratio 0 0 0 120 0 1:2 0 0 1 120 0 1:1 0 1 0 120 15 1:2 0 1 1 120 / 75 12.1 1:2 1 0 0 75 0 1:2 1 0 1 75 0 1:1 1 1 0 75 9.1 1:2 1 1 1 75 / 120 12.1 1:2 after reset these bits are zero. table 2 - transmit pulse amplitude (e1) ttip 0.47 uf 1:1 fuse fuse tring 1:2 fuse fuse r t r t +5 v r t : termination resis- tor. please check table 2 for specific resistor values. 120 ? / 75 ? rx tx rtip rring
mt9074 data sheet 21 zarlink semiconductor inc. figure 7 - pulse template (t1.403) (t1) note: one unit interval = 648 nanoseconds time (nanoseconds) -499 -253 -175 -175 -78 0 175 220 499 752 --- --- time u.i. -.77 -.39 -.27 -.27 -.12 0 .27 .34 .77 1.16 --- --- normalized amplitude .05 .05 .8 1.2 1.2 1.05 1.05 -.05 .05 .05 --- --- table 3 - maximum curve for figure 7 time (nanoseconds) -499 -149 -149 -97 0 97 149 149 298 395 603 752 time u.i. -.77 -.23 -.23 -.15 0 .15 .23 .23 .46 .61 .93 1.16 normalized amplitude -.05 -.05 .5 .9 .95 .9 .5 -.45 -.45 -.26 -.05 -.05 table 4 - minimum curve for figure 7 normalized amplitude -0.39 -0.27 -0.23 --0.12 0 0.15 0.23 0.34 0.46 0.61 0.77 0.93 --0.15 0.27 1.16 1.20 1.05 0.90 0.95 0.80 0.50 0.05 0 -0.05 -0.45 -0.26 time, in unit intervals (ui)
mt9074 data sheet 22 zarlink semiconductor inc. figure 8 - pulse template (g.703)(e1) 20 mhz clock the mt9074 requires a 20 mhz clock. this may provided by a 50 ppm oscillator as per figure 9. figure 9 - clock os cillator circuit 269 ns 244 ns 194 ns 219 ns 488 ns nominal pulse 120 110 90 100 80 50 20 0 -10 -20 percentage of nominal peak voltage osc1 osc2 ( open ) 20 mhz out vdd gnd + 5v .1 f
mt9074 data sheet 23 zarlink semiconductor inc. alternatively, a crystal oscillator may be used. a complete oscillator circuit made up of a crystal, resistors and capacitors is shown in figure 10. the crystal specification is as follows. frequency: 20 mhz tolerance: 50 ppm oscillation mode: fundamental resonance mode: parallel load capacitance: 32 pf maximum series resistance: 35 ? approximate drive level: 1 mw figure 10 - crystal oscillator circuit figure 11 - tr 62411 jitter attenuation curve osc1 osc2 20 mhz 1m ? 56 pf 39 pf 1 h* 100 ? note: the 1 h inductor is optional db -0.5 0 19.5 jitter attenuation (db) 10 40 400 10k -20 db/decade frequency (hz)
mt9074 data sheet 24 zarlink semiconductor inc. phase lock loop (pll) the mt9074 contains a pll, which can be locked to either an input 4.096 mhz clock or the extracted line clock.the pll will attenuate jitter from less than 2.5 hz and roll-off at a ra te of 20 db/decade. its intrinsic jitter is less than 0.02 ui. the pll will meet the jitter trans fer characteristics as specified by att document tr 62411 and the relevant recommendations as shown in figure 11. clock jitter attenuation modes mt9074 has three basic jitter attenuation m odes of operation, selected by the bs/ls and s/fr control pins. referring to the mode names given in table 5 the bas ic operation of the jitter attenuation modes are: ? system bus synchronous mode ? line synchronous mode ? free-run mode in system bus synchronous mode pins c4b and f0b are always configured as inputs, while in the line synchronous and free-run modes c4b and f0b are configured as outputs. in system bus synchronous mode an external clock is applied to c4b . the applied clock is dejittered by the internal pll before being used to synchronize the transmitted data. the clock ex tracted (with no jitter attenuation performed) from the receive data can be monitored on pin e1.5o. in line synchronous mode, the clock extracted from the receive dat a is dejittered using the internal pll and then output on pin c4b . pin e1.5o provides the extracted receive clock before it has been dejittered. the transmit data is synchronous to the clean receive clock. in free-run mode the transmit data is synchronized to the inte rnally generated clock. t he internal clock is output on pin c4b . the clock signal extracted from the receive data is not dejittered and is output directly on e1.5o. depending on the mode selection above, th e pll can either attenuate transmit cl ock jitter or the receive clock jitter. table 5 shows the appropriate configuration of each control pin to achieve the appropriate mode and jitter attenuation capability of the mt9074 the digital interface t1 digital interface in t1 mode ds1 frames are 193 bits long and are transmitted at a frame repetition rate of 8000 hz, which results in an aggregate bit rate of 193 bits x 8000/sec= 1.544 mbits/ sec. the actual bit rate is 1.544 mbits/sec +/-50 ppm optionally encoded in b8zs format. the zero suppression control register (page 1, address 15h,) selects either b8zs encoding, forced one stuffing or alternate mark in version (ami) encoding. basic frames are divided into 24 time slots numbered 1 to 24. each time slot is 8 bits in length and is transmitted most sign ificant bit first (numbered bit 1). this results in a single time slot data rate of 8 bits x 8000/sec. = 64 kbits/sec. mode name bs/ls s/fr note system bus synchronous 1 1 pll locked to c4b line synchronous 0 1 pll locked to e1.5o free-run x 0 pll free - running. table 5 - selection of clock jitt er attenuation modes using the m/s and ms/fr pins
mt9074 data sheet 25 zarlink semiconductor inc. it should be noted that the zarlink st-bus has 32 channels numbered 0 to 31. when mapping to the ds1 payload only the first 24 time slots and the last (time slot 31, fo r the overhead bit) of an st-bus are used (see table 6). all unused channels are tristate. when signaling information is written to the mt9074 in t1 mode using st-bus control links (as opposed to direct writes by the microport to the on - board signaling regist ers), the csti channels corresponding to the selected dsti channels streams are used to transmit the signaling bits. since the maximum number of signaling bi ts associated with any channel is 4 (in the case of abcd), only half a csti channel is required for sourcing t he signaling bits. the choice of which half of the channel to use is selected by the control bit msn (page 01h address 14h). the same control bit selects which half of the csto channel will contain receive signaling information (t he other nibble in the channel being tristate). unused channels are tristate. the most significant bit of an eight bit st-bus channel is numbered bit 7 (s ee zarlink application note msan-126). therefore, st-bus bit 7 is synonymous with ds1 bit 1; bit 6 with bit 2: and so on. frame and superframe structure in t1 mode multiframing in t1 mode, ds1 trunks contain 24 bytes of serial voic e/data channels bundled with an overhead bit. the frame overhead bit contains a fixed repeating pattern used to enable ds1 receivers to delineate frame boundaries. overhead bits are inserted once per frame at the beginni ng of the transmit frame boundary. the ds1 frames are further grouped in bundles of frames, generally 12 (for d4 applications) or 24 frames (for esf - extended superframe applications) deep. table 7 and 8 illustrate the d4 and esf frame structures respectively. for d4 links the frame structure cont ains an alternating 101010... pattern inserted into every second overhead bit position. these bits are intended for determination of frame boundaries, and they are referred to as ft bits. a separate fixed pattern, repeating every superframe, is interleaved with the ft bits. this fixed pattern (001110), is used to delineate the 12 frame superframe. these bits are refe rred to as the fs bits. in d4 frames # 6 and #12, the lsb of each channel byte may be replaced with a bit (fra me #6) and b bit (frame #12) signaling information. for esf links the 6 bit framing pattern 001011, inserted in to every 4th overhead bit posit ion, is used to delineate both frame and superframe boundaries. frames #6, 12, 18 and 24 contain the a, b, c and d signaling bits, respectively. a 4 khz data link is embedded in the overhead bit position, interleaved between the framing pattern sequence (fps) and the transmit crc-6 remainder (from th e calculation done on the pr evious superframe), see table 8. the slc-96 frame structure is similar to the d4 fram e structure, except a faci lity management overlay is superimposed over the erstwhile fs bits, see table 9. the protocol appropriate for the application is sele cted via the framing mode selection word, address 10h of master control page 1. in t1 mode mt9074 is capable of generating the overhead bi t framing pattern and (for esf links) the crc remainder for transmission onto the ds1 tr unk. the beginning of the tr ansmit multiframe may be determined by any of the following criteria: 1. it may free - run with the internal multiframe counters; ds1 timeslots 12345678910111213141516 voice/data channels (dsti/o and csti/o) 0123456779101112131415 ds1 timeslots 1718192021222324-------- voice/data channels (dsti/o and csti/o) 16 17 18 19 20 21 22 23 24 x 25 x 26 x 27 x 28 x 29 x 30 x 31 s bit table 6 - stbus vs. ds1 to channel relationship(t1)
mt9074 data sheet 26 zarlink semiconductor inc. 2. the multiframe counters may be reset with the external hardware pin txmf . if this signal is not synchronous with the current transmit frame count it may caus e the far end to go temporarily out of sync. 3. under software control (by setting the txsync bit in page 01 address 12h) the transmit multiframe counters will be synchronized to the framing pattern present in the ov erhead bits multiplexed into channel 31 bit 0 of the incoming 2.048 mb/s digital stream dsti. note that the overhead bits extracted from the receive signal are mul- tiplexed into outgoing dsto channel 31 bit 0. 4. in slc - 96 mode the transmit frame c ounters synchronize to the framing patte rn clocked in on the txdl input.
mt9074 data sheet 27 zarlink semiconductor inc. frame # ft fs signaling 11 20 30 40 51 61a 70 81 91 10 1 11 0 12 0 b table 7 - d4 superframe structure(t1) frame # fps fdl crc signaling 1x 2cb1 3x 40 5x 6cb2a 7x 80 9x 10 cb3 11 x 12 1 b 13 x 14 cb4 15 x 16 0 17 x 18 cb5 c 19 x 20 1 21 x 22 cb6 23 x 24 1 d table 8 - esf superframe structure (t1)
mt9074 data sheet 28 zarlink semiconductor inc. e1 digital interface pcm30 (e1) basic frames are 256 bits long and are transmi tted at a frame repetition rate of 8000 hz, which results in an aggregate bit rate of 256 bits x 8000/sec = 2.048 mb its/sec. the actual bit rate is 2.048 mbits/sec +/-50 ppm encoded in hdb3 format. the hdb3 control bit (page 01 h, address 15h, bit 5) selects either hdb3 encoding or alternate mark inversion (ami) encoding. basic frames are divided into 32 time slots numbered 0 to 31, see figure 34. each time slot is 8 bits in length and is transmitted most significant bit first (numbered bit 1). this results in a single time slot data rate of 8 bits x 8000/sec. = 64 kbits/sec. it should be noted that the zarlink st-bus also has 32 cha nnels numbered 0 to 31, but the most significant bit of an eight bit channel is numbered bit 7 (see zarlink applic ation note msan-126). therefore, st-bus bit 7 is synonymous with pcm30 bit 1; bit 6 with bit 2: and so on (figure 34). pcm30 time slot 0 is reserved for basic frame alignment, crc-4 multiframe alignment and the communication of maintenance information. in most configurations time sl ot 16 is reserved for either channel associated signaling (cas or abcd bit signaling) or common channel signa ling (ccs). the remaining 30 time slots are called channels and carry either pcm encoded voice signals or digital data. channel alignment and bit numbering is consistent with time slot alignment and bit numbering. however, channels are numbered 1 to 30 and relate to time slots as per table 10. frame # ft fs notes frame # ft fs notes frame # ft fs notes 11 251 c491 2 0 r 26 x o 50 s s = spoiler bits 30 e270 n510 40s28xc52s 51 y291 e531 6 0 n 30 x n 54 c c = maintenance field bits 70 c310 t550 81h32xr56c 91 r331 a571 10 1 o 34 x t 58 c 11 0 n 35 0 o 59 0 12 1 i 36 x r 60 a a = alarm field bits 13 1 z 37 1 61 1 14 0 a 38 x f 62 a 15 0 t 39 0 i 63 0 16 0 i 40 x e 64 l l = line switch field bits 17 1 o 41 1 l 65 1 18 0 n 42 x d 66 l 19 0 43 0 67 0 20 1 d 44 x b 68 l 21 1 a 45 1 i 69 1 22 1 t 46 x t 70 l 23 0 a 47 0 s 71 0 24 1 48 s 72 s s = spoiler bits table 9 - slc-96 framing structure(t1)
mt9074 data sheet 29 zarlink semiconductor inc. basic frame alignment time slot 0 of every basic frame is reserved for basic frame alignment and contai ns either a frame alignment signal (fas) or a non-frame alignment signal (nfas). fas and nfas occur in time slot zero of consecutive basic frames as shown in table 12. bit two is used to disti nguish between fas (bit two = 0) and nfas (bit two = 1). basic frame alignment is initiated by a search for the bit sequence 0011011 which appears in the last seven bit positions of the fas, see t he frame algorithm section. bit position one of the fas can be either a crc-4 remainder bit or an international usage bit. bits four to eight of the nfas (i.e., sa4 - sa8) ar e additional spare bits which may be used as follows: ?s a4 to s a8 may be used in specific point-to-point applications (e.g., transcoder equipments conforming to g.761) ?s a4 may be used as a message-based data link for operations, maintenance and performance monitoring ?s a5 to s a8 are for national usage a maintenance channel or data link at 4,8,12,16,or 20 khz for selected sa bits is provided by the mt9074 in e1 mode to implement these functions. note that for simplicity all sa bits including sa4 ar e collectively called national bits throughout this document. bit three (designated as ?a?), the remote alarm indication (rai), is used to indicate the near end basic frame synchronization status to the far end of a link. under normal oper ation, the a (rai) bit should be set to 0, while in alarm condition, it is set to 1. bit position one of the nfas can be eit her a crc-4 multiframe alignment signal , an e-bit or an international usage bit. refer to an approvals laboratory and national standards bodies for specific requirements. pcm30 timeslots 0 1,2,3...15 16 17,18,19,... 31 voice/data channels (dsti/o and csti/o) 0 1,2,3...15 16 17,18,19,... 31 table 10 - stbus vs. pcm-30 to channel relationship(e1)
mt9074 data sheet 30 zarlink semiconductor inc. table 11 - fas and nfas structure crc-4 multiframing in e1 mode the primary purpose for crc-4 multiframing is to provide a verification of the curr ent basic frame alignment, although it can also be used for other functions such as bit error rate esti mation. the crc-4 multiframe consists of 16 basic frames numbered 0 to 15, an d has a repetition rate of 16 frames x 125 microseconds/frame = 2 msec. crc-4 multiframe alignment is based on the 001011 bit seq uence, which appears in bit position one of the first six nfass of a crc-4 multiframe. the crc-4 multiframe is divided into two submultiframes , numbered 1 and 2, which are each eight basic frames or 2048 bits in length. the crc-4 frame alignment verification functions as follows. initially, the crc-4 operation must be activated and crc-4 multiframe alignment must be achiev ed at both ends of the link. at the loca l end of a link, all the bits of every transmit submultiframe are passed through a crc-4 polynom ial (multiplied by x4 then divided by x4 + x + 1), which generates a four bit remainder. this remainder is inse rted in bit position one of the four fass of the following submultiframe before it is transmitted (see table 12). the submultiframe is then transmitted and, at the far end, the sa me process occurs. that is, a crc-4 remainder is generated for each received submultiframe. these bits are co mpared with the bits received in position one of the four fass of the next received submultiframe. this pr ocess takes place in both directions of transmission. when more than 914 crc-4 errors (out of a possible 1000) are counted in a one second interval, the framing algorithm will force a search for a new basic frame al ignment. see frame algorithm section for more details. crc crc frame/ type pcm30 channel zero 12345678 sub multi frame 1 0/fas c 1 0011011 1/nfas 0 1 a s a4 s a5 s a6 s a7 s a8 2/fas c 2 0011011 3/nfas 0 1 a s a4 s a5 s a6 s a7 s a8 4/fas c 3 0011011 5/nfas 1 1 a s a4 s a5 s a6 s a7 s a8 6/fas c 4 0011011 7/nfas 0 1 a s a4 s a5 s a6 s a7 s a8 sub multi frame 2 8/fas c 1 0011011 9/nfas 1 1 a s a4 s a5 s a6 s a7 s a8 10/fas c 2 0011011 11/nfas 1 1 a s a4 s a5 s a6 s a7 s a8 12/fas c 3 0011011 13/nfas e 1 1as a4 s a5 s a6 s a7 s a8 14/fas c 4 0011011 15/nfas e 2 1as a4 s a5 s a6 s a7 s a8 indicates position of crc-4 multiframe alignment sign a
mt9074 data sheet 31 zarlink semiconductor inc. the result of the comparison of the received crc-4 re mainder with the locally generated remainder will be transported to the far end by the e-bi ts. therefore, if e1 = 0, a crc-4 erro r was discovered in a submultiframe 1 received at the far end; and if e2 = 0, a crc-4 error was discovered in a submultiframe 2 received at the far end. no submultiframe sequence numbers or re-transmission capabilities are su pported with layer 1 pcm30 protocol. see itu-t g.704 and g.706 for more details on the operation of crc-4 and e-bits. there are two crc multiframe alignment al gorithm options selected by the autc control bit (address 10h, page 01h). when autc is zero, automatic crc-to-non-crc in terworking is selected. when autc is one and arai is low, if crc-4 multiframe alignment is not found in 400 msec, the transmit rai will be continuously high until crc-4 multiframe alignment is achieved. the control bit for transmit e bits (te, address 11h of page 01h) will have the same function in both states of autc . that is, when crc-4 synchronization is not achieved the state of the transmit e-bits will be the same as the state of the te control bit. when crc-4 synchronization is achieved the transmit e-bits will function as per itu-t g.704. table 12 outlines the operation of the autc , arai and talm control bits of the mt9074. table 12 - operation of autc, arai and talm control bits (e1 mode) cas signaling multiframing in e1 mode the purpose of the signaling multifra ming algorithm is to provide a scheme that will allow the association of a specific abcd signaling nibble with the appropriate pcm30 channel. time slot 16 is reserved for the communication of channel associated signaling (cas) information (i.e., abcd signaling bits for up to 30 channels). refer to itu-t g.704 and g.732 for more details on cas multiframing requirements. a cas signaling multiframe consists of 16 basic frames (numbered 0 to 15), which results in a multiframe repetition rate of 2 msec. it should be noted that the boundaries of the signaling multifra me may be completely distinct from those of the crc-4 multiframe. cas multiframe alignment is based on a multiframe alignment signal (a 0000 bit sequence), which occurs in the most significant nibble of time slot 16 of basic frame 0 of the cas multiframe. bit 6 of this time slot is the multiframe alarm bit (usually designated y). w hen cas multiframing is acquired on the autc arai talm description 0 0 x automatic crc-interworking is ac tivated. if no valid crc mfas is being received, transmit rai will flicker high wi th every reframe (8msec.), this cycle will continue for 400 msec., then transmit rai will be low continuously. the device will stop searching for crc mfas, continue to transmit crc-4 remainders, stop crc-4 pr ocessing, indicate crc-to-non-crc operation and transmit e-bits to be the same state as the te control bit (page 01h, address 16h). 0 1 0 automatic crc-interworking is activa ted. transmit rai is low continuously. 0 1 1 automatic crc-interworking is activat ed. transmit rai is high continuously. 1 0 x automatic crc-interworking is de-a ctivated. if no valid crc mfas is being received, transmit rai flickers high wi th every reframe (8 msec.), this cycle continues for 400 msec, then transmit rai becomes high continuously. the device continues to search for crc mfas and transmit e-bits are the same state as the te control bit. when crcsyn = 0, the crc mfas search is terminated and the transmit rai goes low. 1 1 0 automatic crc-interworking is de-activated. transmit rai is low continuously. 1 1 1 automatic crc-interworking is de-activated. transmit rai is high continuously.
mt9074 data sheet 32 zarlink semiconductor inc. receive side, the transmit y-bit is zero; when cas multiframi ng is not acquired, the transmit y-bit is one. bits 5, 7 and 8 (usually designated x) are spare bi ts and are normally set to one if not used. time slot 16 of the remaining 15 basic frames of the cas mu ltiframe (i.e., basic frames 1 to 15) are reserved for the abcd signaling bits for the 30 payload ch annels. the most significant nibble s are reserved for channels 1 to 15 and the least significant nibbles are reserved for channels 16 to 30. that is, time slot 16 of basic frame 1 has abcd for channel 1 and 16, time slot 16 of basi c frame 2 has abcd for channel 2 and 17 , through to time slot 16 of basic frame 15 has abcd for channel 15 and 30. mt9074 access and control the control port interface the control and status of the mt9074 is achieved thro ugh a non-multiplexed parallel microprocessor port. the parallel port may be configured for motorola style control signals (by setting pin int/mot low) or intel style control signals (by setting pin int/mot high). control and status register access the controlling microprocessor gains access to specific r egisters of the mt9074 throu gh a two step process. first, writing to the command/address register (car) selects one of the 15 pages of contro l and status registers (car address: ac4 = 0, ac3-ac0 = don't care, car data d7 - d0 = page number). second, each page has a maximum of 16 registers that are a ddressed on a read or write to a non-car address (non-car: address ac4 = 1, ac3-ac0 = register address, d7-d0 = data). once a page of memory is selected, it is only necessary to write to the car when a different page is to be accessed. see the ac electrical characteristics section. please note that for microprocessors with read/write cycles less than 200 ns, a wait state or a dummy operation (for c programming) between two succes sive read/write operat ions to the hdlc fifo is required. table 13 associates the mt9074 control and status pages with access and page descriptions. page address d 7 - d 0 register description processor access st-bus access 00000001 (01h) master control r/w - - - 00000010 (02h) r/w 00000011 (03h) master status r - - - 00000100 (04h) r/w 00000101 (05h) per channel transmit signaling r/w csti 00000110 (06h) per channel transmit signaling r/w csti 00000111 (07h) per time slot control r/w - - - 00001000 (08h) per time slot control r/w - - - 00001001 (09h) per channel receive signaling r csto 00001010 (0ah) per channel receive signaling r csto 00001011 (0bh) hdlc0 control and status r/w --- 00001100 (0ch) hdlc1 control and status r/w --- table 13 - page summary
mt9074 data sheet 33 zarlink semiconductor inc. identification code the mt9074 shall be identified by the code 10101111, read fr om the identification code status register (page 03h, address 1fh). st-bus streams in t1 mode, there is one control and one status st-bus stream that can be used to program / access channel associated signaling nibbles. csto contains the receiv ed channel associated signaling bits, and for those channels whose per time slot control word bit 1 "rpsig" is set low, csti is used to control the transmit channel associated signaling. the dsti and dsto streams contain the transm it and receive voice and digital data. only 24 of the 32 st-bus channels are used for each of dsti, dsto, csti and csto. in each case individual channel mapping is as illustrated in table 6, ?stbus vs. ds1 to channel relationship(t1),? on page 26. in e1 mode, the st-bus stream can also be used to a ccess channel associated signal ing nibbles. csto contains the received channel associated signali ng bits (e.g., itu-t r1 and r2 signa ling), and for those channels whose per time slot control word bit 1 "rpsig" is set low, csti is used to control the transmit channel associated signaling. the dsti and dsto streams contain the transmit and receive voice and digital data. only 30 of the 32 st-bus channels are used for each of dsti, dsto, csti and csto. in each case individual channel mapping is as illustrated in table 10 time slot to chann el relationship. reset operation (initialization) the mt9074 can be reset using the hardware reset pin (see pin description for external reset circuit requirements) for t1 and (pin 11 in plcc, pin 84 in mqfp) or the software reset bit rst (page 1h, address 1ah) for e1/t1. note: following a software reset, the device may insert bipolar violations in the transmit data stream output on ttip and tring. this condition occurs infrequently upon software reset. once the error condition exists, it will continue inde finitely until the device is reset. to obtain error free data transmission, it is reco mmended that a software routine execute upon software reset. this routine loops back the analog signal. if bi polar violations occur, the device must be reset, and the procedure is repeated. this routine shall execute as follows: (1) set all registers as per desired operating mode. (2) place the device into metallic loopb ack (set bit 6 address 15h of page 1, in t1 mode - 7.5 db of line build out will also have to be programmed). (3) wait until frame synchronization is achieved. (4) clear the bipolar violation counters. (5) wait 100 milliseconds. (6) check for bipolar violation er rors. if any occur reset the device and return to step (1).
mt9074 data sheet 34 zarlink semiconductor inc. when the device emerges from its reset state it will begin to function with the default settings described in table 14 (t1) and table 15 (e1), all control registers default to 00h. a reset operation takes 1 full frame (125 us) to complete. table 15 - reset status(e1) transmit data all ones (txao ) operation the txao (transmit all ones) pin allows the pri interface to tr ansmit an all ones signal from the point of power-up without writing to any control registers. during this time the irq pin is tristated. after the interface has been initialized normal operation can take place by making txao high. function status mode d4 loopbacks deactivated slc-96 deactivated zero coding deactivated line codes deactivated data link serial mode signaling cas registers ab/abcd bit debounce deactivated interrupts masked error insertion deactivated hdlc0,1 deactivated counters cleared transmit data all ones table 14 - reset status(t1) function status mode termination loopbacks deactivated transmit fas c n 0011011 transmit non-fas 1/s n 1111111 transmit mfas (cas) 00001111 data link deactivated crc interworking activated signaling cas registers abcd bit debounce deactivated interrupts masked rxmf output signaling multiframe error insertion deactivated hdlcs deactivated counters cleared transmit data all ones
mt9074 data sheet 35 zarlink semiconductor inc. data link operation data link operation in e1 mode in e1 mode mt9074 has a user defined 4, 8, 12, 16 or 20 kbit/s data link for transport of maintenance and performance monitoring information across the pcm30 link. this channel functions using the s a bits (s a4 ~s a8 ) of the pcm30 timeslot zero non-frame al ignment signal (nfas). since the nfas is transmitted every other frame - a periodicity of 250 microseconds - the aggregate bit ra te is a multiple of 4 kb/s. as there are five s a bits independently available for this data link, the bit rate will be 4, 8, 12, 16 or 20 kb/s, depending on the bits selected for the data link (dl). the s a bits used for the dl are selected by setting the appropriate bits, s a4 ~s a8 , to one in the data link select word (page 01h, address 17h, bits 4-0). access to the dl is provided by pins txdlclk, txdl, rxdlclk and rxdl, which allow easy interfacing to an external controller. data to be transmit onto the line in the s a bit position is clocked in from the txdl pad (pin 65 in plcc, pin 62 in mqfp) with the clock txdlclk (pin 64 in plcc, pin 61 in mqfp). although the aggregat e clock rate equals the bit rate, it has a nominal pulse width of 244 ns, and it clocks in the txdl as if it were a 2.048 mb/s data stream. the clock can only be active during bit times 4 to 0 of the stbus frame. the txdl input signal is clocked into the mt9074 by the rising edge of txdlclk. if bits are select ed to be a part of the dl, all other programmed functions for those s a bit positions are overridden. the rxdlclk signal (pin 39 in plcc, pin 20 in mqfp) is derived from the receive extracted clock and is aligned with the receive data link output rxdl. the hdb3 decoded receive data, at 2.048 mbit/s, is clocked out of the device on pin rxdl (pin 40 in plcc, pin 21 in mqfp). in or der to facilitate the attachment of this data stream to a data link controller, the clock signal rxdlclk consists of positive pulses, of nominal width of 244 ns, during the sa bit cell times that are selected for the data link. agai n, this selection is made by programming address 17h of master control page 01h. no dl data will be lost or repeated when a receive frame slip occurs. see the ac electrical characteristic s for timing requirements.
mt9074 data sheet 36 zarlink semiconductor inc. note: address interpretation 00111000 sapi = 14, c/r = 0 (ci) ea = 0 00111010 sapi = 14, c/r = 1(carrier) ea = 0 00000001 tei = 0, ea =1 control interpretation 00000011 unacknowledged information transfer one second report interpretation g1 = 1 crc error event =1 g2 =1 1 < crc error event < 5 g3 =1 5 < crc error event < 10 g4 =1 10 < crc error event < 100 g5 =1 100 < crc error event < 319 g6 =1 crc error event > 320 se = 1 severely - errored framing event >=1 fe = 1 frame synchronization bit error event >=1 lv = 1 line code violation event >=1 sl = 1 slip event >=1 lb = 1 payload loopback activated u1,u2 = 0 under study for sync. r = 0 reserved - set to 0 nmni = 00, 01, 10, 11 one second module 4 counter fcs interpretation variable crc16 frame check sequence octet #87654321content 1 f l a g 01111110 2 s a p i c / r ea 00111000 or 00111010 3 t e i ea 00000001 4 c o n t r o l 00000011 5 g3lvg4u1u2g5slg6t 0 6 fe se lb g1 r g2 nm ni t 0 7 g3lvg4u1u2g5slg6t 0 -1 8 fe se lb g1 r g2 nm ni t 0 -1 9 g3lvg4u1u2g5slg6t 0 -2 10 fe se lb g1 r g2 nm ni t 0 -2 11 g3 lv g4 u1 u2 g5 sl g6 t 0 -3 12 fe se lb g1 r g2 nm ni t 0 -3 13 f c s variable 14 table 16 - message oriented performance report structure (t1.403 and t1.408)
mt9074 data sheet 37 zarlink semiconductor inc. data link operation in t1 mode slc-96 and esf protocol allow for carrier messages to be embedded in the overhead bit position. the mt9074 provides 3 separate means of controlling these data links. see data link and rx equalization control word - address 12h, page 1h. ? the data links (transmit and receive) may be sourced (sunk) from an external controller using dedicated pins on the mt9074 in t1 mode (enabled by setting the bit 7 - edl of the data link control word). ? bit - oriented messages may be transmit and receiv ed via a dedicated txbom register (page 1h, address 13h) and a rxbom (page 3h, address 15h). transmissi on is enabled by setting bit 6 - biomen in the data link control word. bit - oriented messages may be periodically interrupted (up to once per second) for a duration of up to 100 milliseconds. this is to acco mmodate bursts of message - oriented protocols. see table 16 for message structure. ? an internal hdlc controller may be attached to the data link. external data link in t1 mode mt9074 has two pairs of pins (txdl and txdlcl k, rxdl and rxdlclk) dedicated to transmitting and receiving bits in the selected overhe ad bit positions. pins txdlclk and rx dlclk are clock outputs available for clocking data into the mt9074 (for transmit) or external device (for receive in formation). each cl ock operates at 4 khz. in the slc-96 mode the optional serial data link is multiplexed into the fs bit position. in the esf mode the serial data link is multiplexed into odd frames, i.e. the fdl bit positions. bit - oriented messaging in t1 mode mt9074 bit oriented messaging may be selected by setting bit 6 (biomen) in the data link control word (page 1h, address 12h). the transmit data link will contain the repeat ing serial data stream 111111110xxxxxx0 where the byte 0xxxxxx0 originates fr om the user programmed regi ster "transmit bit oriented message" - page 1h address 13h. the receive biom regist er "receive bit oriented message" - page 3h, address 15h, will contain the last received valid message (the 0xxxxxx0 portion of the incoming serial bit stream). to prevent spurious inputs from creating false messages, a new message must be present in 7 of the last 10 appropriate byte positions before being loaded into t he receive biom register. when a new message has been received, a maskable interrupt (maskable by setting bit 1 low in interrupt mask word three - page 1h, address 1eh) may occur. dual hdlc mt9074 has two embedded hdlc controllers (hdlc0, hdlc1 ) each of which includes the following features: ? independent transmit and receive fifo's; ? receive fifo maskable interrupts for nearly full (pr ogrammable interrupt levels) and overflow conditions; ? transmit fifo maskable interrupts for nearly empty (programmable interrupt levels) and underflow conditions; ? maskable interrupts for transmit end-of-packet and receive end-of-packet; ? maskable interrupts for receive bad-frame (includes frame abort); ? transmit end-of-packet and frame-abort functions hldc0 functions in t1 mode, esf data link (dl) can be connected to inte rnal hdlc0, operating at a bit rate of 4 kbits/sec. hdlc0 can be activated by setting the contro l bit 5, address 12h in master contro l page 0. interrupts from hdlc0 are masked when it is disconnected.
mt9074 data sheet 38 zarlink semiconductor inc. in e1 mode, when connected to the data link (dl) hdlc0 wi ll operate at a selected bit rate of 4, 8, 12, 16 or 20 kbits/sec. hdlc0 can be selected by setting the control bit hdlc0 (page 01h, address 12h). when this bit is zero all interrupts from hdlc0 are masked. for more information refer to following sections. hdlc1 functions in t1 mode, ds1 channel 24 can be connected to hdlc1 , operating at 56 or 64 kb/s. hdlc1 can be activated by setting the control bit hdlc1 (page 01h, address 12h) . setting control bit h1r64 (address 12 h on page 01h) high selects 64 kb/s operation for hdlc1. setting this bit low selects 56 kb/s for hdlc1. interrupts from hdlc1 are masked when it is disconnected. in e1 mode, this controller may be connected to time slot 16 under common channel signaling (ccs) mode. it should be noted that the ais16s function will always be active and the tais16 (page 01h, address 11h) function will override all other transmit signaling. hdlc1 can be selected by setting the control bit hdlc1. wh en this bit is zero all interrupts from hdlc1 are masked. hdlc description the hdlc handles the bit oriented packetized data transmissi on as per x.25 level two protocol defined by itu-t. it provides flag and abort sequence generation and detect ion, zero insertion and deletion, and frame check sequence (fcs) generation and detection. a single byte, dual byte and all call address in the received frame can be recognized. access to the receive fcs and inhibiting of transmit fcs for terminal adaptation are also provided. each hdlc controller has a 128 byte deep fifo associated with it. the status and interrupt flags are programmable for fifo depths that can vary from 16 to 128 bytes in steps of 16 bytes. these and other features are enabled through the hdlc cont rol registers on page 0bh and 0ch. hdlc frame structure in t1 mode or e1 mode, a valid hdlc frame begins with an opening flag, contains at least 16 bits of address and control or information, and ends with a 16 bit fcs followed by a closing flag. data formatted in this manner is also referred to as a ?packet?. refer to table 17: hdlc frame format. all hdlc frames start and end with a unique flag sequence ?0 1111110?. the transmitter generates these flags and appends them to the packet to be transmitted. the receiv er searches the incoming dat a stream for the flags on a bit- by-bit basis to establish frame synchronization. the data field consists of an address field, control field and information field. the address field consists of one or two bytes directly following the opening flag. the control fi eld consists of one byte directly following the address field. the information field immediately follows the control field and consists of n bytes of data. the hdlc does not distinguish between the control and info rmation fields and a packet does not ne ed to contain an information field to be valid. the fcs field, which precedes the clos ing flag, consists of two bytes. a cyclic red undancy check utilizing the crc-ccitt standard generator polynomial ?x 16 +x 12 +x 5 +1? produces the 16-bit fcs. in the transmitter the fcs is calculated on all bits of the address and data field. the comp lement of the fcs is transmi tted, most significant bit first, in the fcs field. the receiver calculates the fcs on the incoming packet address, data and fcs field and compares the result to ?f0b8?. if no transmission errors are detected and the packet betwe en the flags is at least 32 bits in length then the address and data are entered in to the receive fifo minus the fcs which is discarded. flag (7e) data field fcs flag (7e) one byte 01111110 n bytes n 2 two bytes one byte 01111110 table 17 - hdlc frame format
mt9074 data sheet 39 zarlink semiconductor inc. data transparency (zero insertion/deletion) transparency ensures that the contents of a data pack et do not imitate a flag, go-ahead, frame abort or idle channel. the contents of a transmitted frame, between the flags, is examined on a bit-by-bit basis and a 0 bit is inserted after all sequences of 5 contiguous 1 bits (includi ng the last five bits of the fcs). upon receiving five contiguous 1s within a frame the re ceiver deletes the following 0 bit. invalid frames a frame is invalid if one of the following four condition s exists (inserted zeros are not part of a valid count): ? if the fcs pattern generated from the received data does not match the ?f0b8? pattern then the last data byte of the packet is written to the re ceived fifo with a ?bad packet? indication. ? a short frame exists if there are less than 25 bits betw een the flags. short frames are ignored by the receiver and nothing is written to the receive fifo. ? packets which are at least 25 bits in length but less than 32 bits between the flags are also invalid. in this case the data is written to the fifo but the la st byte is tagged with a ?bad packet? indication. ? if a frame abort sequence is detected the packet is invalid . some or all of the current packet will reside in the receive fifo, assuming the packet length before the abort sequence was at least 26 bits long. frame abort the transmitter will abort a current pa cket by substituting a zero followed by seven contiguous 1s in place of the normal packet. the receiver will abor t upon reception of seven contiguous 1s occurring between the flags of a packet which contains at least 26 bits. note that should the last received by te before the frame abort end with cont iguous 1s, these are included in the seven 1s required for a receiver abort. this means that t he location of the abort sequence in the receiver may occur before the location of the abort sequenc e in the originally transmitted pack et. if this happens then the last data written to the receive fifo will no t correspond exactly with the last byte sent before the frame abort. interframe time fill and link channel states when the hdlc transmitter is not sending pa ckets it will wait in one of two states ? interframe time fill state: this is a continuous seri es of flags occurring between frames indicating that the channel is active but that no data is being sent. ? idle state: an idle channel occurs when at least 15 contiguous 1s are transmitted or received. in both states the transmitter will exit the wait state when data is loaded into the transmitter fifo. go-ahead a go ahead is defined as the pattern "011111110" (contiguous 7fs) and is the occurrence of a frame abort sequence followed by a zero, outside of the boundaries of a normal packet. being able to distinguish a proper (in packet) frame abort sequence from one occurring outside of a packet allows a higher level of signaling protocol which is not part of the hdlc specifications. hdlc functional description the hdlc transceiver can be reset by either the power re set input signal or by the hrst control bit in the test control register (software reset). when reset, the hdlc c ontrol registers are cleared, re sulting in the transmitter and receiver being disabled. the receiver and tran smitter can be enabled independent of one another through control register 1. the transceiver in put and output are enabled when the enable control bits in control register 1 are set. transmit to receive loopback as well as a rece ive to transmit loopback are also supported. transmit and
mt9074 data sheet 40 zarlink semiconductor inc. receive bit rates and enables can operate independently. in mt9074 the transceiver can operate at a continuous rate independent of rxcen and txcen (free run mode) by setting the frun bit of control register 1. received packets from the serial interface are sectioned into bytes by an hdlc receiver that detects flags, checks for go-ahead signals, removes inserted zeros, performs a cyclical redundancy check (crc) on incoming data, and monitors the address if required. pack et reception begins upon detection of an opening flag. the resulting bytes are concatenated with two status bits (rq9, rq8) and placed in a receiver first-in-first-out (rx fifo); a buffer register that generates status and interr upts for microprocessor read control. in conjunction with the control circuitry, the microprocessor writes data bytes into a tx buffer register (tx fifo) that generates status and interrupts. packet transmission begins when the microprocessor writes a byte to the tx fifo. two status bits are added to the tx fifo for transmitter c ontrol of frame aborts (fa) and end of packet (eop) flags. packets have flags appended, zeros inserted, and a crc, also referred to as frame checking sequence (fcs), added automatically during serial trans mission. when the tx fifo is empt y and finished sending a packet, interframe time fill bytes (continuous flags (7e hex)), or mark idle (conti nuous ones) are transmitted to indicate that the channel is idle. hdlc transmitter following initialization and enabling, t he transmitter is in the idle channel state (mark idle), continuously sending ones. interframe time fill state (flag idle) is selected by setting the mark idle bit in control register 1 high. note: if the mt9074a hdlc transmitter is set up in the inte rframe time fill state (bit 2, mark-idle=1, page b or c, address 13h), then it will occasionally (less than 1% of the time) fail to transmit the opening flag when it is changed from the disabled state to the enable d state (bit 5 txen changed from 0 to1). a missing opening flag will cause the packet to be lost at the receiving end. this problem only affects the first packet transmitte d after the hdlc transmitter is enabled. subsequent packets are unaffected. the transmitter remains in either of these two states unt il data is written to the tx fifo. control register 1 bits eop (end of packet) and fa (frame abort) are set as status bits before the microprocessor loads 8 bits of data into the 10 bit wide fifo (8 bits data an d 2 bits status). to change the tag bits being loaded in the fifo, control register 1 must be written to before writing to the fifo . however, eop and fa are reset after writing to the tx fifo. the transmit byte count register may also be used to tag an end of packet. the register is loaded with the number of bytes in the packet and decrements after ev ery write to the tx fifo. when a count of one is reached, the next byte written to the fifo is tagged as an end of packet. the register may be made to cycle through the same count if the packets are of the same le ngth by setting control register 2 bit cycle. if the transmitter is in the idle channel state when data is written to the tx fifo, then an opening flag is sent and data from tx fifo follows. otherwise, data bytes are trans mitted as soon as the current flag byte has been sent. tx fifo data bytes are continuously transmitt ed until either the fifo is empty or an eop or fa status bit is read by the transmitter. after the last bit of the eop byte has been tr ansmitted, a 16-bit fcs is s ent followed by a closing flag. when multiple packets of data are loaded into tx fifo, only one flag is sent between packets. frame aborts (the transmission of 7f he x), are transmitted by tagging a byte previously written to the tx fifo. when a byte has an fa tag, then an fa is sent instead of that tagged byte. that is, all bytes previous to but not including that byte are sent. after a frame abort, the trans mitter returns to the mark idle or interframe time fill state, depending on the state of the mark idle control bit. tx fifo underrun will occur if the fifo empties and the la st byte did not have either an eop or fa tag. a frame abort sequence will be sent when an underrun occurs.
mt9074 data sheet 41 zarlink semiconductor inc. below is an example of the trans mission of a three byte packet (?aa? ?03? ?77? hex) (interframe time fill). txcen can be enabled before or after this sequence. (a) write ?04?hex to control register 1 -mark idle bit set (b) write ?aa? hex to tx fifo -data byte (c) write ?03?hex to tx fifo -data byte (d) write ?34?hex to control register 1 -txen; eop; mark idle bits set (e) write ?77?hex to tx fifo -final data byte the transmitter may be enabled independently of the receiver. this is done by setting the txen bit of the control register. enabling happens immediately upon writing to th e register. disabling using txen will occur after the completion of the transmission of the present packet; the c ontents of the fifo are not cleared. disabling will consist of stopping the transmitter clock. t he status and interrupt r egisters may still be read a nd the fifo and control registers may be written to while the transmitter is dis abled. the transmitted fcs may be inhibited using the tcrci bit of control register 2. in this mode the opening fl ag followed by the data and closing flag is sent and zero insertion still included, but no crc. that is , the fcs is injected by the microprocess or as part of the data field. this is used in v.120 terminal adaptation for synchronous protocol sensitive ui frames. hdlc receiver after initialization and enabling, the receiver clocks in serial data, continuously checking for go-aheads (0 1111 1110), flags (0111 1110), and idle channel states (at l east fifteen ones). when a flag is detected, the receiver synchronizes itself to the serial stream of data bits, automatically calculating the fcs . if the data length between flags after zero removal is less than 25 bits, then th e packet is ignored so no bytes are loaded into rx fifo. when the data length after zero removal is between 25 and 31 bits, a first byte and bad fcs code are loaded into the rx fifo (see definition of rq8 and rq9 below). for an error-free packet, the result in the crc register should match the hex pattern of ?f0b8? when a closing flag is detected. if address recognition is required, the receiver addre ss recognition registers are loaded with the desired address and the adrec bit in the control register 1 is set high. bit 0 of the address registers is used as an enable bit for that byte, thus allowing either or both of the first two by tes to be compared to the expected values. bit 0 of the first byte of the address re ceived (address extension bit) w ill be monitored to determine if a single or dual byte address is being received. if this bit is 0 then a two byte address is being received and then only the first six bits of the first address byte are compared. an all call condition is also monitored for the second address byte; and if received the first address byte is ignored (not compared with mask by te). if the address extension bit is a 1 then a single byte address is being received. in this case, an all call condition is monitored for in the first byte as well as the mask byte written to the comparison r egister and the second byte is ignored. seven bits of address comparison can be realized on the first byte if this is a single byte address by setting the seven bit of control register 2. the following two status register bits (rq8 and rq9) are appended to each data byte as it is written to the rx fifo. they indicate that a good packet has been rece ived (good fcs and no frame abort), or a bad packet with either incorrect fcs or frame abort. th e status and interrupt r egisters should be read bef ore reading the rx fifo since status and interrupt information correspond to the by te at the output of the fifo (i.e., the byte about to be read). the status register bits are encoded as follows: rq9 rq8 byte status 1 1 last byte (bad packet) 0 1first byte 1 0 last byte (good packet) 0 0 packet byte
mt9074 data sheet 42 zarlink semiconductor inc. the end-of-packet-detect (eopd) interrupt indicates that the last byte written to the rx fifo was an eop byte (last byte in a packet). the end-of-packet-read (eopr) interrup t indicates that the byte abo ut to be read from the rx fifo is an eop byte (last byte in a packet). the status re gister should be read to see if the packet is good or bad before the byte is read. a minimum size packet has an 8-bit address, an 8-bi t control byte, and a 16-bit fc s pattern between the opening and closing flags (see section 9.3.2). thus, the absence of a data transmission error and a frame length of at least 32 bits results in the receiver writing a valid packet code with the eop byte into rx fifo. the last 16 bits before the closing flag are regarded as the fcs pattern and will not be transferred to the receiver fifo. only data bytes (address, control, information) are loaded into the rx fifo. in the case of an rx fifo overflow, no clocking occurs until a new opening flag is received. in other words, the remainder of the packet is not clocked into the fifo. also, the top byte of the fifo will not be written over. if the fifo is read before the reception of the next packet then reception of that pack et will occur. if two beginning of packet conditions (rq9=0;rq8=1) are seen in the fifo , without an intermediate eop status, then overflow occurred for the first packet. the receiver may be enabled independently of the transmitte r. this is done by setting the rxen bit of control register 1. enabling happens immediately upon writing to the register. disabling using rxen will occur after the present packet has been completely loaded into the fifo. disabling can occur during a packet if no bytes have been written to the fifo yet. disabling will consist of di sabling the internal receive clock. the fifo, status, and interrupt registers may still be read while the receiver is disabled. note that the re ceiver requires a flag before processing a frame, thus if the receiver is enabled in the middle of an incoming packet it will ignore that packet and wait for the next complete one. the receive crc can be monitored in t he rx crc registers. these registers contain the ac tual crc sent by the other transmitter in its original form; that is, msb first and bits inverted. th ese registers are updated by each end of packet (closing flag) received and therefore should be read when an end of packet is received so that the next packet does not overwrite the registers. figure 12 - read and write pointers in the transmit slip buffers write pointer 221 us 4 us 188 us 62 us 129 us 512 bit elastic store 92 us 92 us wander tolerance read pointer read pointer read pointer read pointer 0 us frame 0 frame 1 frame 0 frame 1 frame 0 frame 1 write vectors read vectors minimum delay read vectors - maximum delay 96 us
mt9074 data sheet 43 zarlink semiconductor inc. slip buffers slip buffer in t1 mode in t1 mode, mt9074 contains two sets of slip buffers, one on the transmit side, and one on the receive side. both sides may perform a controlled slip. the mechanisms that govern the slip function are a function of backplane timing and the mapping between the st-bus channels and the ds1 channels. the slip mechanisms are different for the transmit and receive slip buffers. the extrac ted 1.544 mhz clock (e1.5o) and the internally generated transmit 1.544 mhz clock are distinct. slips on the tran smit side are independent from slips on the receive side. the transmit slip buffer has data writt en to it from the near end 2.048 mb/s stream. the data is clocked out of the buffer using signals derived from t he transmit 1.544 mhz clock. the transm it 1.544 mhz clock is always phase locked to the dsti 2.048 mb/s stream. if the system 4.096 mhz clock (c4b ) is internally generated (pin bs/ls low), then it is hard locked to the 1.544 mhz clock. no phase drif t or wander can exist between the two signals - therefore no slips will occur. the delay through the transmit elas tic buffer is then fixed, and is a functions of the relative mapping between the dsti channels and the ds1 timeslots. t hese delays vary with the position of the channel in the frame. for example, ds1 timeslot 1 sits in the elastic buffer for approximately 1 usec and ds1 timeslot 24 sits in the elastic buffer for approximately 32 usec. if the system 4.096 mhz clock (c4b ) is externally generated (pin bs/ls high), the transmit 1.544 mhz clock is phase locked to it, but the pll is designed to filter jitter present in the c4b clock. as a result phase drift will result between the two signals. the delay through the transmit elastic buffer will vary in accordance with the input clock drift, as well as being a function of the relative mapping betw een the dsti channels and the ds1 timeslots. if the read pointers approach the write pointers (to within approximately 1 usec) or the delay through the transmit buffer exceeds 218 usecs a controlled slip will occur. the co ntents of a single frame of ds1 data will be skipped or repeated; a maskable interrupt (masked by setting bit 1 - txslpi high in interrupt mask word zero - page 1h, address 1bh) will be generated, and the status bit tsli p (page 3h, address 17h) of msb transmit slip buffer register will toggle. the dire ction of the slip is indicated by bit 6 of the same register (tslpd). the relative phase delay between the system frame boundary and the transm it elastic frame read boundar y is measured every frame and reported in the transmit slip buffer delay register - (page 3h, address 17h). in addition the relative offset between these frame boundaries may be programmed by writi ng to this register. every write to transmit elastic buffer set delay word resets the transmit elastic frame count bit txsbmsb (address 17h, page 3h). after a write the delay through the slip buffer is less than 1 frame in duration. each write operation will result in a disturbance of the transmit ds1 frame boundary, causing the far end to go out of sync. writing bc (hex) into the txsbdly register maximizes the wander tolerance before a controlled slip occurs. under normal operation no slips should occur in the transmit path. slips will only occur if the input c4b clock has excess wander, or the transmit elastic buffer set delay word register is initialized too close to the slip pointers after system initialization. the two frame receive elastic buffer is attached between the 1.544 mbit/s ds1 receive side and the 2.048 mbit/s st-bus side of the mt9074. besides performing rate conversi on, this elastic buffer is configured as a slip buffer which absorbs wander and low frequency jitter in multi-trunk applications. the received ds1 data is clocked into the slip buffer with the e1.5o clock and is clock ed out of the slip buffer with the system c4b clock. the e1.5o extracted clock is generated from, and is therefore phase-locked with, the receive ds1 data. in the case of internal mode (pin bs/ls set low) operation, the e1.5o cl ock may be phase-locked to the c4b clock by an internal phase locked loop (pll). therefore, in a single trunk system the receive data is in phas e with the e1.5o clock, the c4b clock is phase locked to the e1.5o clock, and the read and writ e positions of the slip buffer track each other. in a multi-trunk slave or l oop-timed system (i.e., pabx application) a single trunk will be chosen as a network synchronizer, which will function as described in the previous par agraph. the remain ing trunks will use the system timing derived from the synchronizer to clock data out of their slip buffers . even though the ds1 signals from the network are synchronous to each other, due to multiplexi ng, transmission impairments and route diversity, these signals may jitter or wander with respect to the sync hronizing trunk sign al. therefore, the c1.50 clocks of non-synchronized trunks may wander with respect to the c1.50 clock of the synch ronizer and the system bus. network standards state that, within limits, trunk interfaces must be able to receive error-free data in the presence of jitter and wander (refer to network requirements for jitter and wander tolerance). the mt9074 will allow 92 usec (140 ui, ds1 unit intervals) of wander and low frequ ency jitter before a fr ame slip will occur.
mt9074 data sheet 44 zarlink semiconductor inc. when the c4b and the e1.5o clocks are not phase-locked, the rate at which data is being written into the slip buffer from the ds1 side may differ from the rate at which it is being read out onto the st-b us. if this situation persists, the delay limits stated in the previous paragraph will be violated and the slip bu ffer will perform a controlled frame slip. that is, the buffer pointers will be automatically adjust ed so that a full ds1 frame is either repeated or lost. all frame slips occur on frame boundaries. the minimum delay through the receive slip buffer is approximately 1 usec and the maximum delay is approximately 249 us. figure 13 illustrates the rela tionship between the r ead and write pointers of the receive slip buffer (contiguous time slot mapping) . measuring clockwise from the write pointer, if the read page pointer comes within 8 usec of the write pa ge pointer a frame slip will occur, which will put the r ead page pointer 15 7 usec from the write page pointer. conversely, if the read page pointer mo ves more than 249 usec from the write page pointer, a slip will occur, which will put the read page pointer 124 usec from the write p age pointer. this provides a worst case hysteresis of 92 usec peak = 142 u.i. the rslip and rslpd status bits (page 3h, address 13h, bits 7 and 6 respectively) give indication of a receive slip occurrence and direction. a maskable interrupt rxsl pi (page 1h, address 1bh, bit 0 - set high to mask) is also provided. rslip changes state in the event of a slip. if rslpd=0, the slip buffer has overflowed and a frame was lost; if rslpd=1, an underflow condi tion occurred and a frame was repeated slip buffer in e1 mode in e1 mode, in addition to the elastic buffer in the jitter attenuator(ja), another elastic buffer (two frames deep) is present, attached between the receive side and the st-bus (or gci bus) side of the mt9074 in e1 mode. this elastic buffer is configured as a slip buffer which absorbs wander and low frequency jitter in multi-trunk applications. the received pcm30 data is clocked into the slip buffer wi th the e1.5o clock and is clocked out of the slip buffer with the c4b clock. the e1.5o extracted clock is generated from , and is therefore phase-locked with, the receive pcm30 data. in normal operation, the c4b clock will be phase-locked to the e1.5o clock by a phase locked loop (pll). therefore, in a single trunk system the receiv e data is in phase with the e1.5o clock, the c4b clock is phase-locked to the e1 .5o clock, and the read and write positi ons of the slip buffer will remain fixed with respect to each other.
mt9074 data sheet 45 zarlink semiconductor inc. figure 13 - read and write pointers in the receive slip buffers in a multi-trunk slave or l oop-timed system (i.e., pabx application) a single trunk will be chosen as a network synchronizer, which will function as described in the previous par agraph. the remain ing trunks will use the system timing derived from the synchronizer to clock data out of their slip buffers. even though the pcm30 signals from the network are synchronous to each other, due to multiplexi ng, transmission impairments and route diversity, these signals may jitter or wander with respect to the sync hronizing trunk signal. theref ore, the e1.5o clocks of non-synchronizer trunks may wander with respect to the c1.50 clock of the synchron izer and the system bus. network standards state that, within limits, trunk interfaces must be able to receive error-free data in the presence of jitter and wander (refer to network requirements for jitter and wander tolerance). the mt9074 will allow a maximum of 26 channels (208 ui, unit in tervals) of wander and low frequency jit ter before a frame slip will occur. the minimum delay through the receive slip buffer is approximately two channels and the maximum delay is approximately 60 channels (see figure 14). when the c4b and the e1.5o clocks are not phase-locked, the rate at which data is being written into the slip buffer from the pcm30 side may differ from the rate at which it is being read out onto the st-b us. if this situation persists, the delay limits stated in the previous paragraph will be violated and the slip bu ffer will perform a controlled frame slip. that is, the buffer pointer s will be automatically adjusted so that a fu ll pcm30 frame is either repeated or lost. all frame slips occur on pcm30 frame boundaries. two status bits, rslip and rslpd (page03h, address13h) give indication of a slip occurrence and direction. rslip changes state in the event of a slip. if rslpd=0, the slip buffer has overflowed and a frame was lost; if rslpd=1, an underflow condition occurred and a fram e was repeated. a maskable interrupt slpi (page 01h, address 1bh) is also provided. figure 14 illustrates the relationship between the read and write pointers of the receive slip buffer. measuring clockwise from the write pointer, if the read pointer co mes within two channels of the write pointer a frame slip will occur, which will put the read pointer 34 channels fr om the write pointer. conversely, if the read pointer write pointer 249 us 32 us 188 us 62 us 157 us 512 bit elastic store 92 us 92 us wander tolerance read pointer read pointer read pointer read pointer 0 us frame 0 frame 1 frame 0 frame 1 frame 0 frame 1 xxx xxx xxx xxx write vectors read vectors minimum delay read vectors - maximum delay 124 us
mt9074 data sheet 46 zarlink semiconductor inc. moves more than 60 channels from the write pointer, a slip will occur, which will put the read pointer 28 channels from the write pointer. this provides a worst case hysteresis of 13 channels peak (26 channels peak-to-peak) or a wander tolerance of 208 ui. figure 14 - read and write po inters in the slip buffers framing algorithm frame alignment in t1 mode in t1 mode, mt9074 will synchronize to ds1 lines formatted with either the d4 or esf protocol. in either mode the framer maintains a running 3 bit history of received dat a for each of the candidate bit positions. candidate bit positions whose incoming patterns fail to match the predict ed pattern (based on the 3 bi t history) are winnowed out. if, after a 10 bit history has been examined, only one candidat e bit position remains within the framing bit period, the receive side timebase is forced to align to that bit position. if no candidates remain after a 10 bit history, the process is re-initiated. if multiple candidates exist after a 24 bi t history timeout period, the fr amer forces the receive side timebase to synchronize to the next in coming valid candidate bit pos ition. in the event of a reframe, the framer starts searching at the next bit position over. this pr events persistent locking to a mimic as the controller may initiate a software controlled reframe in the event of locking to a mimic. under software control the framing criteria may be tuned (see framing mo de select register, page 1h, address 10h). selecting d4 framing invites a fu rther decision whether or not to include a cross check of fs bits along with the ft bits. if fs bits are checked (by setting control bit cxc high - bit 5 of the framing mode select word, page 1h, address 10h), multiframer alignment is forced at the same time as terminal frame alignment. if only ft bits are checked, multiframe alignment is forced separately, upon detection of the fs bit histor y of 00111 (for normal d4 trunks) or 000111000111 (for slc-96 trunks). for d4 trun ks, a reframe on the multiframe alignment may be forced at any time without affecting terminal frame alignment. in esf mode, the circuit will optionally confirm the crc-6 bits before forcing a new frame alignment. this is programmed by setting control bit cxc high (bit 5 of the framing mode select word, page 1h, address 10h). a crc-6 confirmation adds a minimum of 6 milliseconds to the reframe time. if no crc-6 match is found after 16 attempts, the framer moves to the next valid candidate bi t position (assuming other bit positions contain a match to the framing pattern) or re-initiat es the whole framing procedure (assum ing no bit positions have been found to match the framing pattern). the framing circuit is off - line. during a reframe, the rest of the circuit oper ates synchronous with the last frame alignment. until such time as a new frame alignment is ac hieved, the signaling bits are frozen in their states at the time that frame alignment was lost, and error counting for ft, fs, esf framing pattern or crc-6 bits is suspended. write pointer 60 ch 2 ch 47 ch 15 ch 34 ch 28 ch 512 bit elastic store 13 ch -13 ch wander tolerance read pointer read pointer read pointer read pointer 26 channels
mt9074 data sheet 47 zarlink semiconductor inc. frame alignment in e1 mode in e1 mode, mt9074 contains three distinct framing al gorithms: basic frame alig nment, signaling multiframe alignment and crc-4 multiframe alignment. figure 17 is a state diagram that illustrates these algorithms and how they interact. after power-up, the basic frame alignment framer will s earch for a frame alignment signal (fas) in the pcm30 receive bit stream. once the fas is detected, the corres ponding bit 2 of the non-fram e alignment signal (nfas) is checked. if bit 2 of the nfas is zero a new search for basi c frame alignment is initiated. if bit 2 of the nfas is one and the next fas is correct, the algor ithm declares that basic frame sync hronization has been found (i.e., page 03h, address 10h, bit 7, sync is zero). once basic frame alignment is acqu ired the signalin g and crc-4 multiframe searches will be initiated. the signaling multiframe algorithm will align to the first mult iframe alignment signal pattern (mfas = 0000) it receives in the most significant nibble of channel 16 (page 3, address 10h, bit 6, mfsync = 0). signaling multiframing will be lost when two consecutive multiframes are received in error. the crc-4 multiframe alignment signal is a 001011 bit sequen ce that appears in pcm30 bit position one of the nfas in frames 1, 3, 5, 7, 9 and 11 (see table 9). in order to achieved crc-4 synch ronization two consecutive crc-4 multiframe alignment signals must be receiv ed without error (page 03h, address 10h crcsyn = 0). the e1 framing algorithm supports automatic interwor king of interfaces with and without crc-4 processing capabilities. that is, if an interf ace with crc-4 capability, achieves va lid basic frame alignment, but does not achieve crc-4 multiframe alignment by the end of a predefined period, the distant end is considered to be a non-crc-4 interface. when the distant end is a non-crc-4 interface, the near end automatically suspends receive crc-4 functions, continues to transmit crc-4 data to the distant end with its e-bits set to zero, and provides a status indication. naturally, if the distant end initially achi eves crc-4 synchron ization, crc-4 processing will be carried out by both ends. this featur e is selected when control bit autc (page 01h, address 10h) is set to zero. notes for synchronization state diagram (figure 15) 1) the basic frame alignment, signaling multiframe al ignment, and crc-4 multiframe alignment functions operate in parallel and are independent. 2) the receive channel associated signaling bits and signaling multiframe alignment bit will be frozen when multiframe alignment is lost. 3) manual re-framing of the receive basic frame al ignment and signaling multiframe alignment functi- ons can be performed at any time. 4) the transmit rai bit will be one until basic frame alignment is established, then it will be zero. 5) e-bits can be optionally set to zero until the equi pment interworking relationship is established. when this has been determined one of the following will take place: a) crc-to-non-crc operation - e-bits = 0, b) crc-to-crc operation - e-bits as per g.704 and i.431. 6) all manual re-frames and new basic frame alignment s earches start after the current frame alignment signal position. 7) after basic frame alignment has been achieved, loss of frame alignment will occur any time three consecutive incorrect basic frame alignment signals are received. loss of basic frame alignment will reset the complete framing algorithm. 8) when crc-4 multiframing has been achieved, the pr imary basic frame alignment and resulting multiframe alignment will be adjusted to the basic frame alignm ent determined during crc-4 synchronization. therefore, the primary basic frame alignment will not be updated during the crc-4 multiframing search, but will be updated when the crc-4 multiframing search is complete.
mt9074 data sheet 48 zarlink semiconductor inc. figure 15 - synchronization state diagram >914 crc errors in one second no 3 consecutive incorrect frame alignment signals yes crc-to-non-crc interworking. maintain primary basic frame alignment. continue to send crc-4 data, but stop crc processing. e-bits set to ?0?. indicate crc-to-non-crc operation. note 7. search for primary basic frame alignment signal rai=1, es=0. out of synchronization verify bit 2 of non-frame alignment signal. parallel search for new basic frame alignment signal. notes 6 & 7. yes yes 400 msec timer expired no crc multiframe alignment * only if crc-4 synchronization is selected and automatic crc-4 interworking is de-selected. ** only if automatic crc-4 interworking is selected. crc-to-crc interworking. re-align to new basic frame alignment. start crc-4 processing. e-bits set as per g.704 and i.431. indicate crc synchronization achieved. notes 7& 8. signaling multi-frame alignment primary basic frame synchronization acquired. enable traffic rai=0, e?s=0. start loss of primary basic frame alignment checking. notes 7 & 8. yes crc-4 multi-frame alignment yes verify second occurrence of frame alignment signal. start 8 msec timer. note 7. multiframe synchronization acquired as per g.732. note 7. find two crc frame alignment signals. note 7. check for two consecutive errored multiframe alignment signals. notes 7 & 8. start 400 msec timer. note 7. search for multiframe alignment signal. note 7. no no no yes basic frame alignment acquired no crc multiframe alignment. no crc multiframe alignment. 8 msec. timer expired* 8 msec only if crc-4 synchronization is selected and automatic crc-4 interworking is de-selected rai = 0 rai = 1
mt9074 data sheet 49 zarlink semiconductor inc. reframe e1 mode the mt9074 will automatically force a reframe, if th ree consecutive frame alignment patterns or three consecutive non-frame alignment bits are in error. t1 mode the mt9074 will automatically force a reframe if the fram ing bit error density exceeds the threshold programmed by control bits rs1-0 (framing mode select word page 1h , address 10h). rs1 = rs0 = 0 forces a reframe for 2 errors out of a sliding window of 4 framing bits. rs1 = 0, rs0 = 1 forces a reframe with 2 errors out of 5. rs1 = 1, rs0 = 0 forces a reframe with 2 errors out of 6. rs1 = rs0 = 1 disables the automatic reframe. in esf mode, all framing bits are checked. in d4 mode eith er ft bits only (if control bit 2 - fsi - of framing mode select register is set low) or ft and fs bits are checked (fsi set high). if the d4 secondary yellow alarm is enabled (control bit 1 - d4secy of transmit alarm control word p age 1h, address 11h) then the fs bit of frame 12 is not verified for the loss of frame circuit. in e1 or t1 mode, receive transparent mode (selected when bit 3 page 1 address 12h is high) no reframing is forced by the device. the user may initiate a software reframe at any time by setting bit 1, page 1, address 10h high (refr). once the circuit has commenced reframing the signaling bits are fr ozen until multiframe synchronization has been achieved. mt9074 channel signaling channel signaling in t1 mode in t1 mode, when control bit rben (page 1h, address 14h) is low the mt 9074 will insert abcd or ab signaling bits into bit 8 of every transmit ds0 channel every 6th frame. the ab or abcd signaling bits from received frames 6 and 12 (ab) or from frames 6, 12, 18 and 24 (abcd) will be lo aded into an internal st orage ram. the transmit ab/ abcd signaling nibbles can be passed eit her via the micro-ports (f or channels with bit 1 set high in the per time slot control word - pages 7h and 8h) or through relat ed channels of the csti serial links, see ?stbus vs. ds1 to channel relationship(t1)? on page 26. the receive signal ing bits are always mapped to the equivalent st-bus channels on csto. memory pages five and six contain t he transmit ab or abcd nibbles and pages eight and nine the receive ab or abcd nibbles for micro-port cas access. the serial control streams that contain the transmit / rece ive signaling information (csti and csto respectively) are clocked at 2.048 mhz. the number of signaling bits to be transmit / received = 24 (timeslots) x 4 bits per timeslot (abcd) = 24 nibbles. this leaves many unused nibble positions in the 2.048 mhz csti / csto bandwidth. these unused nibble locations are tristated. the usage of the bit stream is as fo llows: the signaling bits are inserted / reported in the same csti / csto channels that correspond to the ds1 channels used in dsti / dsto - see table 6, ?stbus vs. ds1 to channel relationship(t1),? on page 26. the control bit msn (signaling control word, page 01h, address 14h) allows for the abcd bit to use the most significant nibble of csti / csto (msn set high) or the least significant nibble (msn set low). unused nibbles and timeslots are tristate . in order to facilitate multiplexing on the csto control stream, an a dditional control bit cstoen (signaling control word, page 01h, address 14h) will tristate the whole stream when set low. this control bit is fo rced low with the reset pin. in the case of d4 trunks, only ab bits are reported. the control bits sm1-0 allow the user to program th e 2 unused bits reported on csto in the signaling nibble otherwise occupied by cd signaling bits in esf trunks. a receive signaling bit debounce of 6 msec. can be selected (dben set high - signaling control word, page 01h, address 14h). it should be noted that there may be as much as 3 msec. added to this duration because signaling equipment state changes are not synchr onous with the d4 or esf multiframe.
mt9074 data sheet 50 zarlink semiconductor inc. if multi - frame synchronization is lost (page 3h, address 10h, bit 6 mfsync = 1) all receive signaling bits are frozen. they will become unfrozen when multi - frame syn chronization is acquired (this is the same as terminal frame synchronization for esf links). when the sigi interrupt is unmasked, irq will become active when a signaling state change is detected in any of the 24 receive channels. the sigi interrupt mask is loca ted on page 1, address 1eh, bit 0 (set high to enable interrupt); and the sigi interrupt vector (page 4, address 12h) is 01h. channel signaling in e1 mode in e1 mode,when control bit txccs is set to one, the mt9074 is in common channel signaling (ccs) mode. when txccs is low it is in channel associated sig naling mode (cas). the cas mode abcd signaling nibbles can be passed either via the micro-ports (when rpsig = 1) or through related channels of the csto and csti serial links (when rpsig = 0). memory page 09h and 0ah contains the receive abcd nibbles and page 05h and 06h the transmit abcd nibbles for micro-port cas access. in cas operation an abcd signaling bit debounce of 14 ms ec. can be selected by writing a one to dbnce control bit. this is consistent with the sig naling recognition time of itu-t q.422. it should be noted that there may be as much as 2 msec. added to this duration because signaling equipment state changes are not synchronous with the pcm30 multiframe. if multiframe synchronization is lost (page 03h, address 10h, when mfsync = 1) all receive cas signaling nibbles are frozen. receive cas nibbles wi ll become unfrozen when multifra me synchronization is acquired. when the cas signaling interrupt is unmaske d (page 01h, address 1eh, sigi=1), pin irq (pin 12 in plcc, 85 in mqfp) will become active when a signaling nibble stat e change is detected in any of the 30 receive channels. in ccs mode, the data transmit on channel 16 is sourced from channel 16 data on dsti. loopbacks in order to meet pri layer 1 requirements and to assist in circuit fault sectioning, the mt9074 has six loopback functions. these are as follows: a) digital loopback (dsti to dsto at the framer/liu interface). bit dlbk = 0 normal; dlbk = 1 activate. b) remote loopback (rtip and rring to ttip and tring respectively at the ds1 side). bit rlbk = 0 normal; rlbk = 1 activate. mt9074 tx dsti dsto system ds1 mt9074 tx dsto system ds1 rx
mt9074 data sheet 51 zarlink semiconductor inc. c) st-bus loopback (dsti to dsto at the system side). bit slbk = 0 normal; slbk = 1 activate. d) payload loopback (rtip and rring to ttip and tring respectively at the system side). bit plbk = 0 normal; plbk = 1 activate. the payload loopback is effectively a physical connection of dsto to dsti within the mt9074. sbit information and the dl originate at the point of loopback. e) metallic loopback. mlbk = 0 normal; mlbk = 1 acti vate, will isolate the external signals rtip and rring from the receiver and internally connect the analo g output ttip and tring to the receiver analog input. f) local and remote time slot loopback. remote time slot loopback control bit rtsl = 0 normal; rtsl = 1 activate, will loop around transmit st-bus time slots to the dsto stream. local time slot loopback bits ltsl = 0 normal; ltsl = 1 activate, will loop around receive pcm30 time slots towards the remote pcm30 end. the digital, remote, st-bus, payload and metallic loopbacks are located on page 1, address 15h - coding and loopback control word. the remote and local time slot loopbacks are controlled through control bits 5 and 4 of the per time slot control words, pages 7h and 8h. local and remote timeslot loopbacks cannot be present at the same time. performance monitoring error counters in t1 mode, mt9074 has eight error counters, which can be used for maintenance testing, an ongoing measure of the quality of a ds1 link and to assist the designer in m eeting specifications such as tr62411 and t1.403. all counters can be preset or cleared by writing to the appropriate locations. mt9074 tx dsti dsto system ds1 mt9074 tx dsti dsto system ds1 rx mt9074 tx dsti dsto system ds1 rx mt9074 tx dsti dsto system ds1 rx
mt9074 data sheet 52 zarlink semiconductor inc. associated with each counter is a maskable event occurren ce interrupt and a maskable counter overflow interrupt. overflow interrupts are useful when cumulative error c ounts are being recorded. for example, every time the framing bit error counter overflow in terrupt (fero) occurs, 256 frame errors have been received since the last fero (page 04h, address 1dh)interrup t. all counters are cleared and held low by programming the counter clear bit -cntclr - high (bit 4 of the reset control word, page 1h, address 1ah). an alternative approach to event reporting is to mask error events and to enable the 1 se cond sample bit (sample - bit 3 of the reset control word). when this bit is set the counters for change of fr ame alignment, loss of frame alignment, bpv errors, crc errors, errored framing bits, and multiframes out of sync are updated on one second intervals coincident with the maskable one second interrupt timer. in e1 mode, mt9074 has six error counters, which can be used for maintenance testing, an ongoing measure of the quality of a pcm30 link and to assi st the designer in meeting specificati ons such as itu-t i.431 and g.821. all counters can be preset or cleared by writing to the appropriate locations. associated with each counter is a maskable event occurren ce interrupt and a maskable counter overflow interrupt. overflow interrupts are useful when cumu lative error counts are being recorded . for example, every time the frame error counter overflow (fero) interrupt occurs, 256 frame errors have been received since the last fero interrupt. all counters are cleared and held low by programming the counter clear bit (master control page 01h, address 1a, bit 4) high. counter overflows set bits in the counter overflow latch (page 04 h, address 1fh); this latch is cleared when read. the overflow reporting latch (page 04h, address 1fh) c ontains a register whose bits are set when individual counters overflow. these bits stay high until the register is read. t1 counters framing bit error counter (fc7-0) this eight bit counter counts errors in the framing pa ttern. in esf mode any error in the 001011 framing pattern increments the counter. in slc-96 mode any error in the ft bit position is counted. in d4 mode ft errors are always counted, fs bits (except for th e sbit in frame 12) may optionally be counted (if control bit fsi is set high - page 1h, address 10h, bit 2). the counter is located on page 4h, address 13h. there are two maskable interrupts associated with the fr aming bit error measurement. a single error may generate an interrupt (enable by setting feri high - bit 7 of the interrupt mask word one, page 1h, address 1ch). a counter overflow interrupt may be enabled by setting control bit feom high - bit 2 of interrupt mask word two (page 1h, address 1dh). out of frame / change of frame alignment counter (oof3-0/cofa3-0) this register space is shared by two nibbles. one is the count of out of fram e events. the other independent counter is incremented when, after a resynchronization, the frame alignment has moved. this count is reported in page 4, address 13h. there are two interrupts associated with the change of frame alignment counter. a single error may generate an interrupt (enable by setting cofai high - bit 4 of the interrupt mask word one, page 1h, address 1ch). a counter overflow interrupt may be enabled by setting control bit cofao high - bit 4 of interrupt mask word two (page 1h, address 1dh). there is one interrupt associated with the out of frame counter. a counter overflow interrupt may be enabled by setting control bit oofo high - bit 5 of interrupt mask word two (page 1h, address 1dh). multiframes out of sync counter (mfoof7-mfoof0) this eight bit counter mfoof7 - mfoof0 is located on page 4 address 15h, and is incremented once per multiframe (1.5 ms for d4 and 3 ms for esf) during th e time that the framer is out of terminal frame synchronization.
mt9074 data sheet 53 zarlink semiconductor inc. there is a maskable interrupt associated with the meas urement. a counter overflow interrupt may be enabled by setting control bit mfoofo high - bit 1 of in terrupt mask word two (page 1h, address 1dh). crc-6 error counter (cc15-0) crc-6 errors are recorded by this counter for esf links. this 16 bit counter is located on page 4h, addresses 18h and 19h. there are two maskable interrupts associated with t he crc error measurement. a single error may generate an interrupt (enable by setting crci high - bit 6 of the inte rrupt mask word one, page 1h, address 1ch). a counter overflow interrupt may be ena bled by setting control bit crco high - bit 6 of interrupt mask word two (page 1h, address 1dh). bipolar violation error counter (bpv15-bpv0) the bipolar violation error counter will count bipolar violations or encoding errors that are not part of b8zs encoding. this counter bpv15-bpv0 is 16 bits long (p age 4h, addresses 16h and 17h) and is incremented once for every bpv error received. it should be noted that w hen presetting or clearing the bpv error counter, the least significant bpv counter address should be writte n to before the most significant location. there are two maskable interrupts associated with the bipolar violation error meas urement. a single error may generate an interrupt (enabl e by setting bpvi high - bit 3 of the interr upt mask word one, page 1h, address 1ch). a counter overflow interrupt may be ena bled by setting control bit bpvo high - bit 3 of interrupt mask word two (page 1h, address 1dh). prbs error counter (ps7-0) there are two 8 bit counters associated with prbs comparison ; one for errors and one for time. any errors that are detected in the receive prbs will increment the prbs error rate counter of page 04h, address 10h. writes to this counter will clear an 8 bi t counter, psm7-0 (page 01h, address 11h) which counts receive crc multiframes. a maskable prbs counter overflow (prbso) interrupt (pa ge 1, address 1dh) is associated with this counter. crc multiframe counter for prbs (psm7-0) this eight bit counter counts receive crc-4 multifra mes. it can be directly loaded via the microport. the counter will also be automatically cleared in the event th at the prbs error counter is written to by the microport. this counter is located on page 04h, address 11h. e1 counters errored fas counter (efas7-efas0) an eight bit frame alignment signal error counter efas7 - efas0 is located on page 04h address 13h, and is incremented once for every receive frame alignment signal that contains one or more errors. there are two maskable interrupts asso ciated with the frame alignment sig nal error measurement. feri (page 01h, address 1ch) is initiated when t he least significant bit of the errored frame alignment signal counter toggles, and ferro (page 01h, address 1dh) is initiated when the counter changes from ffh to 00h. e-bit counter (ec9-0) e-bit errors are counted by the mt9074 in order to suppo rt compliance with itu-t requirements. this ten bit counter is located on page 04h, addresses 14h and 15h respec tively. it is incremented by single error events, with a maximum rate of twice per crc-4 multiframe. there are two maskable interrupts associated with th e e-bit error measurement. ebi (page 1, address 1ch) is initiated when the least significant bit of the counter toggles, and febeo (page 01h, address 1dh) is initiated when the counter overflows.
mt9074 data sheet 54 zarlink semiconductor inc. bipolar violation error counter (bpv15-bpv0) the bipolar violation error counter will count bipolar viol ations or encoding errors that are not part of hdb3 encoding in e1 mode. this counter bpv15-bpv0 is 16 bits long (page 4h, addresses 16h and 17h) and is incremented once for every bpv error received. it should be noted that when presetting or clearing the bpv error counter, the least significant bpv counter address should be written to before the mo st significant location. in e1 mode, there are two maskable interrupts associated with the bipolar violation er ror measurement. bpvi (page 01h, address 1ch) is initiated when the l significant bit of the bpv error co unter toggles. bpvo (page 01h, address 1dh) is initiated when the counter changes from ffffh to 0000h. crc-4 error counter (cc9-0) crc-4 errors are counted by the mt9074 in order to s upport compliance with itu-t requirements. this ten bit counter is located on page 04h, addresses 18h and 19h in e1 mode. it is incremented by single error events, which is a maximum rate of twice per crc-4 multiframe. there is a maskable interrupt associated with the crc error measurement. crcim (page 01h, address 1ch) is initiated when the least significant bi t of the counter toggles, and crcom (page 01h, address 1dh) is initiated when the counter overflows. prbs error counter (ps7-0) there are two 8 bit counters associated with prbs comparison ; one for errors and one for time. any errors that are detected in the receive prbs will increment the prbs error rate counter of page 04h, address 10h. writes to this counter will clear an 8 bi t counter, psm7-0 (page 04h, address 11h) which counts receive crc multiframes. a maskable prbs counter overflow (prbso) interrupt (pa ge 1, address 1dh) is associated with this counter. crc multiframe counter for prbs (psm7-0) this eight bit counter counts receive crc-4 multiframes. it can be directly loaded via th e microport. the counter will also be automatically cleared in the even t that the prbs error counter is written to by the microport. this counter is located on page 04h, address 11h. error insertion in t1 mode, mt9074 has six types of error conditions can be inserted into the transmit ds1 data stream through control bits, which are located on page 1, address 19 h - error insertion word. these error events include the bipolar violation errors (bpve), crc-6 errors (crce), ft errors (fte), fs errors (fse), payload (perr) and a loss of signal condition (lose). the lose functi on overrides the b8zs encoding function. in e1 mode, mt9074 has six types of error conditions can be inserted into the transmit pcm30 data stream through control bits, which are located on page 01h, address 19h. these error events include the bipolar violation errors (bpve), crc-4 errors (crce), fas errors (fase), nfas errors (nfse), payload (perr) and a loss of signal error (lose). the lose function overri des the hdb3 encoding function. per time slot control words there are two per time slot control pages (addresses ah and bh) (t1/e1) occupying a total of 24 unique addresses in t1 mode or a total of 32 unique addresses in e1 mode. each address controls a matching timeslot on the 24 ds1 channels (t1) or 32 pcm-30 channels (e1) and the equi valent channel data on the receive (dsto) data. for example address 0 of the first per time slot control page contains program control for transmit timeslot 0 and dsto channel 0.
mt9074 data sheet 55 zarlink semiconductor inc. e1 mode clear channel capability in t1 mode, when bit zero (cc) in the pe r time slot control word is set no bit robbing for the purpose of signaling will occur in this channel. this bit is not used in e1 mode. microport signaling when bit one (rpsig) is set, the transmit signaling fo r the addressed channel can only be programmed by writing to the transmit signaling page (pages 5h and 6h) via the mi croport. if zero, the transmit signaling information is constantly updated with the informati on from the equivalent channel on csti. per time slot looping any channel or combination of channels may be looped fr om transmit (sourced from dsti) to receive (output on dsto) stbus channels. when bit four (ltsl) in the per ti me slot control word is set the data from the equivalent transmit timeslot is looped back on to the equivalent receive channel. any channel or combination of channels may be looped from receive (sourced from the line data) to transmit (output onto the line) channels. when bit five (rtsl) in the per time slot control word is set the data from the equivalent receive timeslot is looped ba ck onto the equivalent transmit channel. prbs testing if the control bit adseq is zero (from master control page 1 - access control word), any channel or combination of transmit channels may be programmed to contain a generated pseudo random bit sequence (2 15 -1). the channels are selected by setting bit three (ttst) , in the per time slot control word. if the control bit adseq is zero, any combination of receive channels may be connected to the prbs decoder (2 15 -1). each error in the incoming sequence causes the pr bs error counter to increment. the receive channels are selected by setting bit 2 (rrst) in the per time slot control word. if prbs is performed during a metallic or external loop around, per time slot contro l words with ttst set should have rrst set as well. digital milliwatt if the control bit adseq is one, a di gital milliwatt sequence (table 18) in t1 mode or (table 19) in e1 mode may be transmit on any combination of selected channels. the channel s are selected by setting bit three (ttst), in the per time slot control word. under the same control condition (adseq equal to one), the same digital milliw att sequence is available to replace received data on any combination of dsto channels. this is accomplished by setting bit two (rrst) in the per time slot control word for the corresponding channel . per time slot control word bit 7 bit 0 t1 mode txmsg pci rtsl ltsl ttst rrst rpsig cc txmsg adi rtsl ltsl ttst rrst rpsig - - -
mt9074 data sheet 56 zarlink semiconductor inc. table 19 - a-law digital milliwatt pattern (e1) per channel inversion when bit six (pci) in the per time slot control word is set both transmit and receive data for the selected channel is inverted before going onto th e line / dsto respectively. transmit message when bit seven (txmsg) in the per time slot control word is set the data transmit in the selected channel is sourced from the transmit message word in master control page 1. alarms the following alarms are detected by the receiver in t1 mode. each may generate a maskable interrupt: ? yellow alarm - in d4 mode there are two possible yellow alarm signals. if control bit d4secy is set low, (page 1h, address 11hb it 1) the criteria for a yellow al arm is an excess of ?0?s (more than 285) in bit position 2 of incoming ds0 channels during an integration peri od of 1.5 milliseconds. it is cleared after more than 3 ?1?s are detected in bit position 2 of normal data in a 1.5 millisecond integration per iod. if d4secy is set high the secondary yellow alarm is selected. the detection crit eria becomes 2 consecutive?1?s in the sbit position of the 12th frame. in esf mode the alarm is set if the pattern 0000000011 111111 is received in seven or more codewords out of ten.; ? all ones - this bit (page 3h, address 11h, bit 3) is set if less than six zeros are received on the incoming line data during a 3 ms interval ? loss of signal - a loss of signal condition occurs w hen the receive signal level is lower than 40 db below the nominal signal level for at least a millisecond or when 192 consecutive zeros have been received. a loss of signal condition will terminate when than average ones density of at least 12.5% has been received over a bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 00011110 00001011 00001011 00011110 10011110 10001011 10001011 10011110 table 18 - digital milliwatt pattern (t1) bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 00110100 00100001 00100001 00110100 10110100 10100001 10100001 10110100
mt9074 data sheet 57 zarlink semiconductor inc. period of 193 contiguous pulse positions starting with a pulse. the loss of signal is reported in the receive signal status word - page 3, address 16h bit 4. the following alarms are detected by the receiver in e1 mode. each may generate a maskable interrupt: ? remote alarm indication (rai) - bit 3 (a) of the receive nfas; ? alarm indication signal (ais) - unframed all ones signal for at least a double frame (512 bits) or two double frames (1024 bits); ? channel 16 alarm indication signal - all ones signal in channel 16; ? auxiliary pattern - 101010... patt ern for at least 512 bits; ? loss of signal - a loss of signal condition occurs when the receive signal level is lower than 20 db or 40 db (by setting the bit elos on page 2) below the nominal signal level for more than a millisecond or when more than 192 zeros have been received in a row. a loss of signal condition will terminate when an average ones density of at least 12.5% has been received over a period of 255 contiguous pulse positions starting with a pulse. ? remote signaling multiframe alarm - (y-bit) of the multiframe alignment signal. the alarm reporting latch (addr ess 12h page 04h) contains a register w hose bits are set high for selected alarms. these bits stay high until the register is read. this allo ws the controller to record intermittent or sporadic alarm occurrences. automatic alarms in e1 mode, the transmission of rai and signaling multif rame alarms can be made to function automatically from control bits arai and auty (page 01h, address 10h). w hen arai = 0 and basic frame synchronization is lost (sync = 1), the mt9074 will automatically transmit the rai al arm signal to the far end of the link. the transmission of this alarm signal will cease when basic frame alignment is acquired. when auty = 0 and signaling multiframe alignment is not acquired (mfsync = 1), the mt9074 will automatically transmit the multiframe alarm (y-bit) signal to the far en d of the link. this transmission will cease when signaling multiframe alignment is acquired. detected events and words t1 mode severely errored frame event in t1 mode bit 5 page 3h address 10h toggles whenever a sliding window detects 2 framing errors events (ft or esf) in a sliding window of 6. loop code detect t1.403 defines sf mode line loopback activate and deac tivate codes. these codes are either a framed or un-framed repeating bit sequence of 00 001 for activation or 001 for deactivation. the standard goes on to say that these codes will persist for five seconds or more befor e the loopback action is taken. in t1 mode mt9074 will detect both framed and unframed line activate and de-activate codes even in the presence of a ber of 3 x 10-3. line loopback disable detect - lldd - in the alarm status word (bit 0 address 11h of page 3h) will be asserted when a repeating 001 patter n (either framed or unframed) has persisted for 48 milliseconds. li ne loopback enable detect lled in the alarm status word will be asserted w hen a repeating 00001 pattern (either framed or unframed) has persisted for 48 milliseconds.
mt9074 data sheet 58 zarlink semiconductor inc. pulse density violation detect in t1 mode bit 2 of address 11h on page 3h (pdv) t oggles if the receive data fails to meet ones density requirements. it will toggle upon detection of 16 consecutive zeros on the line data, or if there are less than n ones in a window of 8(n+1) bits - where n = 1 to 23. timer outputs in t1 mode mt9074 has a one second timer derived from the 20 mhz oscillator pins. the timer may be used to trigger interrupts for t1.403/408 performance messaging. e1 mode consecutive frame alignment patterns (confap) two consecutive frame alignment signals in error. receive frame alignment signals these bits are received on the pcm30 and link in bit positi ons two to eight of time sl ot 0 - frame alignment signal. these signals form the frame al ignment signal and should be 0011011. receive non frame alignment signal this signal is received on the pcm30 and link in bit posit ion two of time slot 0 - non frame alignment signal. receive multiframe alignment signals these signal are received on the pcm30 and link in bit positi on one to four of time slot 16 of frame zero of every signaling multiframe. interrupts the mt9074 has an extensive suite of maskable interrupts, which are divided into four categories based on the type of event that caused the interrupt. each inte rrupt has an associated mask and interrupt bit. when an unmasked interrupt event occurs, irq will go low and one or more bits of the appropriate interrupt register will go high. after each interrupt register is read it is automa tically cleared. when all interr upt registers are cleared irq will return to a high impedance state. this function can also be accomplished by toggling the inta bit (page 1, address 1ah). all the interrupts of the mt9074 in t1 and e1 mode are maskable. this is accomplished through interrupt mask words zero to three, which are located on page 1, addresses 1bh to 1eh and the (optional) hdlc interrupt mask located at address 16 of page b. after a mt9074 reset (reset pin or rst control bit), all interrupts are masked. all interrupts may be suspended, without changing the in terrupt mask words, by ma king the spnd control bit of page 1, address 1ah high. all interrupts are cleared by forcing the pin txao low.
mt9074 data sheet 59 zarlink semiconductor inc. interrupts on t1 mode interrupt mask word zero bit 7 bit 0 interrupt mask word one bit 7 bit 0 interrupt mask word two bit 7 bit 0 interrupt mask word three bit 7 bit 0 hdlc interrupt masks bit 7 bit 0 interrupts on e1 mode interrupt mask word zero bit 7 bit 0 interrupt mask word one bit 7 bit 0 interrupt mask word two bit 7 bit 0 interrupt mask word three bit 7 bit 0 tfsyni mfsyni tsai aisi losi sei txslpi rxslpi fei crci yeli cofai bpvi prbsi pdvi - - - feo crco oofo cofao bpvo prbso mfoofo - - - - - - - - - - - - lcdi 1seci 5seci biomi sigi ga eopd teop eopr txfl fatxu rxff rxov syni mfsyi csyni aisi losi cefi yi slpi feri crci ebi ais16i bpvi prbsi auxpi raii feom crco eboi - - - bpvo prbso prbsmo - - - - - - - - - - - - jai 1seci 5seci rcri sigi
mt9074 data sheet 60 zarlink semiconductor inc. hdlc interrupt masks bit 7 bit 0 digital framer mode t1 mode setting bit 4 in the configuration c ontrol word (address 10h of master c ontrol page 2) disables the liu and converts the mt9074 into a digital t1 transceiver. the di gital 2.048 mb/s st-bus backplane maps into transmit and receive digital 1.544 mb/s streams. the 1.544 mb/s trans mit streams may be formatted for single phase nrz (by setting bit 7 of the liu control word - master page 1 high) or two phase nrz. the data rate conversion (between 2.048 mb/s and 1.544 mb/s) is done within the mt9074. the transmit 1.544 mhz clock is internally generated from a pll that locks onto the input c4b cl ock. this clock is then output on pin e1 .5o (plcc pin 44 - qfp pin 32). the digital 1.544 mb/s transmit data is output on pins txa a nd txb (plcc pins 37,38 - qfp pins 18,19) with the rising edge of c1.5o. receive digital data is clocked in on pins rring and rtip. this data is clocked in with the rising edge of the input 1.544 mhz clock s/fr/e1.5i (plcc pi n 66, qfp pin 63). coding is optional under software control. e1 mode setting bit 4 in the configuration c ontrol word (address 10h of master c ontrol page 2) disables the liu and converts the mt9074 into a digital e1 transceiver. the digi tal 2.048 mb/s st-bus backplane maps into transmit and receive digital 2.048 mb/s streams. the 2.048 mb/s tran smit data streams may be formatted for single phase nrz (by setting bit 7 of the liu control word - master p age 1 high) or two phase nrz. the transmit 2.048 mhz clock is derived from the input c4b clock. this clock is then ou tput on pin e1.5o (plcc pin 44 - qfp pin 32). the digital 2.048 mb/s transmit data is output on pins txa and txb (plcc pins 37,38 - qfp pins 18,19) with the rising edge of e1.5o. receive digital data is clocked in on pins rring and rtip. this data is clocked in with the rising edge of the input 2.048 mhz clock ms/fr/e1.5i (plcc pin 66, qf p pin 63). coding is optional under software control. ga eopd teop eopr txfl fatxu rxff rxov
mt9074 data sheet 61 zarlink semiconductor inc. control and status registers t1 mode master control 1 (page 01h) (t1) address (a 4 a 3 a 2 a 1 a 0 ) register function 10h (table 21) framing mode select esf, scl96, cxc, rs1-0, fsi, refr, mfrefr 11h (table 22) transmit alarm control word esfyel, txsecy, d4yel, txao , lua, lda, d4secy, so 12h (table 23) data link control word edl, biomen, hdlc0, hdlc1, txsync, trsp,jt, h1r64 13h (table 24) transmit bit oriented message biomtx7-0 14h (table 25) signaling control word dstoen, cstoen, rben, dben, msn, sm1-0, jyel 15h (table 26) coding and loopback control word rxb8zs, mlbk,txb8zs,fbs, dlbk, rlbk, slbk, plbk 16h (table 27) reserved set all bits to zero for normal operation 17h (table 28) transmit elastic buffer set delay word txtsd7-0 18h (table 29) transmit message word txm7-0 19h (table 30) error insertion word bpve, crce, fte, fse, lose, perr, los/lof 1ah (table 31) reset control word rst, spnd, inta, cntclr, sample, extosc 1bh (table 32) interrupt mask word zero tfsynim, mfsynim, aisim, losim, seim, txslpim, rxslpim 1ch (table 33) interrupt mask word one feim, crcim, yelim, cofaim, bpvim, prbsim, pdvim 1dh (table 34) interrupt mask word two feom, crcom, oofom, cofaom, bpvom, prbsom, prbsmfom,mfoofom 1eh (table 35) interrupt mask word three lcdim, 1secim, 5secim, bioim, sigim 1fh (table 36) liu control word nrz, txl2-0, redbl, res2-0 table 20 - master control 1 (page 1) (t1)
mt9074 data sheet 62 zarlink semiconductor inc. bit name functional description 7 esf extended super frame . setting this bit enables transmiss ion and reception of the 24 frame superframe ds1 protocol. 6 slc96 slc96 mode select . setting this bit enables input and output of the fs bit pattern on the txdl and rxdl pins. frame synchronization is the same as in the case of d4 operation. the transmitter will insert a and b bits every 6 frames after synchronizing to the fs pattern clocked into txdl. receive fs bits are not monitored for the framing bit error counter. 5cxc cross check . setting this bit in esf mode enables a cross check of the crc-6 remainder before the frame synchronizer pulls into sync . this process adds at least 6 milliseconds to the frame synchronization time. setting this bit in d4 (not esf) mode enables a check of the fs bits in addition to the ft bits during frame synchronization 4 - 3 rs1- 0 reframe select 1 - 0 . these bits set the criteria for an automatic reframe in the event of framing bits errors. the combinations available are: rs1 - 0, rs0 - 0 = sliding window of 2 errors out of 4. rs1 - 0, rs0 - 1 = sliding window of 2 errors out of 5. rs1 - 1, rs0 - 0 = sliding window of 2 errors out of 6. rs1 - 1, rs0 - 1 = no reframes due to framing bit errors. 2fsi fs bit include . only applicable in d4 mode (not esf or slc96). setting this bit causes errored fs bits to be included as framing bit errors. a bad fs bit will increment the framing error bit counter, and will potentially cause a refr ame (if it is the second bad framing bit out of 5). the fs bit of the receive frame 12 will only be included if d4secy is set low. 1refr reframe . setting this bit causes an automatic reframe (must be manually set back to 0 before another reference can be issued). 0mfrefr multiframe reframe . only applicable in d4 or slc96 mode. setting this bit causes an automatic multiframe reframe. the signaling bits are frozen until multiframe synchronization is achieved. terminal frame syn chronization is not affected. table 21 - framing mode select (t1) (page 1, address 10h) bit name functional description 7 esfyel esfyellow alarm . setting this bit while in esf mode causes a repeating pattern of eight 1?s follow ed by eight 0?s to be insert onto the transmit fdl (jts bit set low - see data link control word) or sixteen 1?s (japan telecom bit set high). 6 txsecy transmit secondary d4 yellow alarm . setting this bit (in d4 mode) causes the s bit of transmit frame 12 to be set. 5d4yel d4 yellow alarm . when set bit 2 of all ds0 channels are forced low. 4txao transmit all ones . when low, this control bit forces a framed or unframed (depending on the state of tr ansmit alarm control bit 0) all ones to be transmit at ttip and tring. table 22 - transmit alarm control word (t1) (page 1, address 11h)
mt9074 data sheet 63 zarlink semiconductor inc. 3lua loop up activate . setting this bit forces transmission of a framed or unframed (depending on the state of transmit alarm control bit 0) repeating pattern of 00001. 2lda loop down activate . setting this bit forces transmission of a framed or unframed (depending on the state of transmit alarm control bit 0) repeating pattern of 001. 1d4secy d4 secondary alarm . set this bit for trunks employing the secondary yellow alarm. the fs bit in the 12th frame will not be used for counting errored framing bits. if a one is received in the fs bit position of the 12th frame a secondary yellow alarm detect bit will be set. 0so overhead sbits override . if set, this bit forces the overhead bits to be inserted as an overlay on any of the fo llowing alarm conditi ons: i) transmit all ones, ii) loop up code insertion, iii) loop down code insertion. bit name functional description 7edl enable data link . setting this bit multiplexes the serial stream clocked in on pin txdl into the fdl bit position (esf mode) or the fs position (d4 mode). 6 biomen bit oriented messaging enable . setting this bit enables transmission of bit - oriented messages on the esf fac ility data link. the actual message transmit at any one time is contained in the biomtx register (page 1, address 13h). the receive bit - oriented message register is always active, although the interrupt associ ated with it may be masked. 5hdlc0 hdlc0 enable . setting this bit selects th e internal hdlc controller for transmission of data link information in the fdl sbits of an esf frame. the hdlc receiver is always active, although interrupts associated with it may be masked. 4hdlc1 hdlc1 enable . setting this bit selects th e internal hdlc controller for transmission on ds1 channel 24. the hdlc receiver is always active, although interrupts associated with it may be masked. 3 txsync transmit synchronization . setting this bit causes the transmit multiframe boundary to be internally synchronized to the incoming sbits on dsti channel 31 bit 0. 2trsp transparent mode . setting this bit causes unframed data to be transmit from dsti channels 0 to 23 and channel 31 bit 0 to be transmit transparently onto the ds1 li ne. unframed data received from the ds1 line is piped out on dsto channels 0 to 23 and channel 31 bit 0. table 23 - data link control word (t1) (page 1, address 12h) bit name functional description table 22 - transmit alarm control word (t1) (page 1, address 11h)
mt9074 data sheet 64 zarlink semiconductor inc. 1jts japan telecom synchro-nization . setting this bit fo rces the inclusion of sbits in the crc-6 calculation. 0 h1r64 hdlc1 rate select . setting this pin high while hdlc1 is activated enables 64 kb/s operation of the data link on channel 24. setting this pin low while hdlc1 is activated enables 56 kb/s operation on channel 24 (this prevents data corrupti on due to forced bit stuffing). bit name functional description 7 - 0 biomtx7-0 transmit bit oriented message . the contents of this register are concatenated with a sequence of eight 1? s and continuously transmit in the fdl bit position of esf trunks. normally the leading bit (bit 7) and last bit (bit 0) of this register are set to zero. table 24 - transmit bit oriented message (t1) (page 1, address 13h) bit name functional description 7dstoen dsto enable . if zero pin dsto is tristate. if set the pin dsto is enabled. 6cstoen csto enable . if zero pin csto is tristate. if set the pin csto is enabled. 5 rben robbed bit signaling enable . setting this bit multiplexes the ab or abcd signaling bits into bit position 8 of all ds0 channels every 6th frame. 4 dben debounce enable . setting this bit causes incoming signaling bits to be debounced for a period of 6 to 9 milli seconds before repor ting on csto or in the receive signaling bits page. 3msn most significant nibble . if set to one the most significant nibble of csti and csto are activated. the reporting stream csto contains signaling information for the equivalent channel in the most significant nibble, and least significant nibble is tr istate. if set to zero t he least significant nibble is active for csti and csto and the mo st significant nibble of csto is tristate. table 25 - signaling control word (t1) (page 1, address 14h) bit name functional description table 23 - data link control word (t1) (page 1, address 12h)
mt9074 data sheet 65 zarlink semiconductor inc. 2-1 sm1-0 signaling message . these two bits are used to fill the vacant bit positions available on csto when the mt9074 is operating on a d4 trunk. the first two bits of each reporting nibble of cs to contain the ab signaling bits. the last two contain sm1 and sm0 (in that order). when the mt9074 is connected to esf trunks four signali ng bits (abcd) are reported and bits sm1-0 become unused. 0jyel japan yellow alarm . set this bit high to se lect a pattern of 16 ones (1111111111111111) as the esf yellow alarm, both for the case when and esf yellow alarm is to be transmitted or in recognizing a received yellow alarm. bit name functional description 7rxb8zs receive b8zs enable . if one, receive b8zs decoding is enabled. 6mlbk metallic loopback . if one, then rrtip/rring are connected directly to ttip and tring respectively. if zero, this feature is disabled. set the transmit line build out to -7.5 db when metallic loopback is enabled. 5txb8zs transmit b8zs enable . if one, all zero octets are substituted with b8zs codes. 4fbs forced bit stuffing . if set any transmit ds0 channel containing all zeros has bit 7 forced high. 3dlbk digital loopback . if one, the digital stream to the transmit liu is looped back in place of the digital output of the receive liu. data coming out of dsto will be a delayed version of dsti . if zero, this feature is disabled. 2rlbk remote loopback . if one, all time slots received on rrtip/rring are connected to ttip/tring on the ds1 side of the mt9074. if zero, this feature is disabled. 1slbk st-bus loopback . if one, all time slots of dsti are connected to dsto on the st-bus side of the mt9074. if zero, this feature is disabled. see loopbacks section. 0plbk payload loopback . if one, all time slots received on rtip/rring are connected to ttip/tring on the st-b us side of the mt9074. if zero, this feature is disabled. if receive robbed bit signaling data is to be included in the looped data, then the control bit rben (page 1 address 14h, bit 5) must be set low, otherwise transmit signaling data will be placed into the lsb of each timeslot every sixth fram e. setting all clear channel control bits high (bit 0 in the per time slot control words - pages 7 and 8 address 10h to ifh inclusive) has the same effect as setting control bit rben low. table 26 - coding and loopback control word (t1)(page 1, address 15h) bit name functional description table 25 - signaling control word (t1) (page 1, address 14h)
mt9074 data sheet 66 zarlink semiconductor inc. bit name functional description 7-0 - - - unused table 27 - reserved (t1) (page 1, address 16h) bit name functional description 7-0 txsd7-0 transmit set delay bits 7-0. writing to this register forces a one time setting of the delay through the transmit slip buffer. delay is defined as the time interval between the write of the tr ansmit stbus channel containing ds1 timeslot 1 and its subsequent read. delay is modified by moving the position of the intern ally generated ds1 frame boundar y.delay (when set) will always be less than 1 frame (125 us). this register must be programmed with a non-zero value (such as 0fh). table 28 - transmit elastic buffer set delay word (t1) (page 1, address 17h) bit name functional description 7-0 txm7-0 transmit message bits 7 - 0. the contents of this register are transmitted into those outgoing ds1 channels select ed by the per time slot control registers. table 29 - transmit message word (t1) (page 1, address 18h) bit name functional description 7 bpve bipolar violation error insertion . a zero-to-one transition of this bit inserts a single bipolar violation error into the transmit ds1 data. a one, zero or one-to-zero transition has no function. 6 crce crc-6 error insertion . a zero-to-one transition of this bit inserts a single crc-6 error into the transmit esf ds 1 data. a one, zero or one-to-zero transition has no function. 5fte terminal framing bit error insertion . a zero-to-one transition of this bit inserts a single error into the transm it d4 ft pattern or the transmit esf framing bit pattern (in esf mode). a one, zero or one-to-zero transition has no function. 4fse signal framing bit error insertion . a zero-to-one transition of this bit inserts a single error into the transmit fs bits (in d4 mode only). a one, zero or one-to-zero transit ion has no function. 3lose loss of signal error insertion . if one, the mt9074 transmits an all zeros signal (no pulses). zero code suppres sion is overridden. if zero, data is transmitted normally. table 30 - error insertion word (t1) (page 1, address 19h)
mt9074 data sheet 67 zarlink semiconductor inc. 2 perr payload error insertion . a zero - to - one transition of this bit inserts a single bit error in the transmit payload. a one, zero or one-to-zero transition has no function. 1- - - unused . 0 los/lof loss of signal or loss of frame selection . if one, pin los will go high when a loss of signal state exists (crite ria as per llos status bit). if low, pin los will go high when either a loss of signal or a loss of frame alignment state exits. bit name functional description 7rst software reset . setting this bit is equivale nt to performing a hardware reset. all counters are cleared and t he control registers are set to their default values. this control bit is internally cleared after the reset operation is complete. 6 spnd suspend interrupts . if one, the irq output will be in a high-impedance state and all interrupts will be ignored. if zero, the irq output will function normally. 5inta interrupt acknowledge . setting this bit clears all the interrupt status bits and forces the irq pin into high impedance. the control bit itself is then internally cleared. 4 cntclr counter clear . if one, all status error counters are cleared and held low. 3 sample one second sample . setting this bit causes the error counters (change of frame alignment, loss of frame alignm ent, bpv errors, cr c errors, severely errored frame events and multiframes out of sync) to be updated on one second intervals coincident with the one second timer (status page 3 address 12h bit 7). 2 extosc external oscillator select . setting this bit connects the pin osc1 to a ttl compatible input. this allows for a system design employing a ttl output oscillator as a 20.000 mhz reference clock. 1rsv reserved. set to zero for normal operation. 0rsv reserved. set to zero for normal operation. table 31 - reset control word (t1) (page 1, address 1ah) bit name functional description table 30 - error insertion word (t1) (page 1, address 19h)
mt9074 data sheet 68 zarlink semiconductor inc. bit name functional description 7 tfsynim terminal frame synchronization interrupt mask . when unmasked an interrupt is initiated whenever a change of state of terminal frame synchronization condition exists. if 1 - unmasked, 0 - masked. 6 mfsynim multiframe synchronization interrupt mask . when unmasked an interrupt is initiated whenever a change of state of multiframe synchronization condition exist. if 1 - unmasked, 0 - masked. 5- - - unused . 4 aisim alarm indication si gnal interrupt mask. when unmasked a change of state of received all ones condition will initiate an interrupt. if 1 - unmasked, 0 - masked. 3losim loss of signal interrupt mask . when unmasked an interrupt is initiated whenever a change of state of loss of signal condition exists. if 1 - unmasked, 0 - masked. interrupt vector = 01000000. 2 sefim severely errored frame interrupt mask . when unmasked an interrupt is initiated when a sequence of 2 frami ng errors out of 6 occurs. if 1 - unmasked, 0 - masked. 1txslpim transmit slip interrupt mask. when unmasked an interrupt is initiated whenever a controlled frame slip occurs in the transmit elastic buffer. if 1 - unmasked, 0 - masked. 0rxslpim receive slip interrupt mask . when unmasked an interrupt is initiated whenever a controlled frame slip occurs in the receive elastic buffer. if 1 - unmasked, 0 - masked. table 32 - interrupt mask word zero (t1) (page 1, address 1bh) bit name functional description 7feim framing bit error interrupt mask . when unmasked an interrupt is initiated whenever an erroneous framing bit is detected (provided the circuit is in terminal frame sync). if 1 - unmasked, 0 - masked. 6 crcim crc-6 error interrupt mask . when unmasked an interrupt is initiated whenever a local crc-6 error occurs. if 1 - unmasked, 0 - masked. 5 yelim yellow alarm interrupt mask . when unmasked detection of a yellow alarm triggers an interrupt. if 1 - unmasked, 0 - masked. 4cofaim change of frame alignment interrupt mask . when unmasked an interrupt is initiated whenever a change of frame alignment occurs after a reframe. if 1 - unmasked, 0 - masked. 3bpvim bipolar violation interrupt mask . when unmasked an interrupt is initiated whenever a bipolar violation (excludi ng b8zs encoding) is encountered. if 1- unmasked, 0 - masked. 2prbsim psuedo random bit sequence error interrupt mask . when unmasked an interrupt will be generated upon detection of an error with a channel selected for prbs testing. 1 - unmasked, 0 - masked. table 33 - interrupt mask word one (t1) (page 1, address 1ch
mt9074 data sheet 69 zarlink semiconductor inc. 1pdvim pulse density violation interrupt mask . when unmasked an interrupt is triggered whenever a sequence of excessive consecutive zeros is received on the line, or the incoming pulse dens ity is less than n ones in a time frame of 8(n+1) where n = 1 to 23. if 1 - unmasked, 0 - masked. 0- - - unused . bit name functional description 7feom framing bit error counter overflow interrupt mask . when unmasked an interrupt is initiated whenever the framing bit error counter changes from ffh to 00h. if 1 - unmasked, 0 - masked. 6 crcom crc-6 error counter overflow interrupt mask. when unmasked an interrupt is initiated whenever the crc-6 error counter changes from ffh to 00h. if 1 - unmasked, 0 - masked. 5 oofom out of frame counter overflow interrupt mask . when unmasked an interrupt is initiated whenever the out of frame counter changes state from changes from ffh to 00h. if 1 - unmasked, 0 - masked. 4cofaom change of frame alignment counter overflow interrupt mask . when unmasked an interrupt is initiated wh enever the change of frame alignment counter changes from ffh to 00h. if 1 - unmasked, 0 - masked. 3 bpvom bipolar violation counter overflow interrupt mask . when unmasked an interrupt is initiated whenever the bipolar violation counter changes from ffh to 00h. if 1- unmasked, 0 - masked. 2 prbsom psuedo random bit sequence error counter overflow interrupt mask . when unmasked an interrupt will be generated whenever the prbs error counter changes from ffh to 00h. if 1 - unmasked, 0 - masked. 1 prbsmfom psuedo random bit sequence multifra me counter overflow interrupt mask . when unmasked an interrupt will be generated whenever the multiframe counter attached to the prbs error counter overflows. ffh to 00h. if 1 - unmasked, 0 - masked. 0 mfoofom multiframes out of sync overflow interrupt mask. when unmasked an interrupt will be generated when t he multiframes out of frame counter changes from ffh to 00h. if 1 - unmasked, 0 - masked. table 34 - interrupt mask word two (t1) (page 1, address 1dh) bit name functional description table 33 - interrupt mask word one (t1) (page 1, address 1ch
mt9074 data sheet 70 zarlink semiconductor inc. bit name functional description 7-5 - - - unused . 4 lcdim loop code detected interrupt mask . when unmasked an interrupt is triggered when either the loop up (00001) or loop down (001) code has been detected on the line for a period of 48 milliseconds. if 1 - unmasked, 0 - masked. 3 1secim one second status interrupt mask. when unmasked an interrupt is initiated when the 1sec status bit (page 3 address 12h bit 7) goes from low to high. if 1 - unmasked, 0 - masked. 2 5secim five second status interrupt mask . when unmasked an interrupt is initiated when the 5 sec status bit goes from low to high. if 1 - unmasked, 0 - masked. 1 biomim bit oriented message interrupt mask . when unmasked an interrupt is initiated when a pattern 111111110xxxxxx0 has been received on the fdl that is diffe rent from the last message. the new message must persist for 8 out the last 10 message positions to be accepted as a valid new message. if 1- unmasked, 0 - masked. 0 sigim signaling interrupt mask. when unmasked an interrupt will be initiated when a change of state (optionally debounced - see dben in the data link, signaling control word page 1 address 12h) is detected in the signaling bits ( ab or abcd) pattern. if 1 - unmasked, 0 - masked. table 35 - interrupt mask word three (t1) (page 1, address 1eh)
mt9074 data sheet 71 zarlink semiconductor inc. table 36 - liu control word (t1) (page 1, address 1fh) bit name functional description 7 nrz nrz format selection . only used in the digital framer only mode (liu is disabled). a one sets t he mt9074 to accept a unipolar nrz format input stream on rxa as the line input, and to transmit a unipolar nrz format stream on tx b. a zero causes the mt9074 to accept a complementary pair of d ual rail inputs on rxa/rxb and to transmit a complementary pair of dual rail outputs on txa/txb. 6 - 4 txl2-0 transmit line build out 2 - 0 . setting these bits shapes the transmit pulse as detailed in the table below: tx22 txl1 txl0 line build out 0 0 0 0 to 133 feet/ 0 db 0 0 1 133 to 266 feet 0 1 0 266 to 399 feet 0 1 1 399 to 533 feet 1 0 0 533 to 655 feet 1 0 1 -7.5 db 1 1 0 -15 db 1 1 1 -22.5 db after reset these bits are zero. 3redbl receive equalizer disable . if one the receive equalizer is turned off. if zero, the receive equalizer is turned on and will compensate for loop length automatically. 2-0 res2-0 receive equalization select . setting these pins forces a level of equalization of the incoming line data. res2 res1 res0 receive equalization 0 0 0 0 10 db 0 0 1 10 18 db 0 1 0 18 25 db 0 1 1 25 30 db 1 0 0 >30 db 1 0 1 reserved 1 1 0 reserved 1 1 1 reserved these settings have no effect if redbl is set to zero.
mt9074 data sheet 72 zarlink semiconductor inc. master control 2 (page 02h) (t1) address (a 4 a 3 a 2 a 1 a 0 ) register names 10h (table 38) configuration control word t1/e1, liuen , adseq 11h (table 39) custom tx pulse enable cpl 12h reserved set all bits to zero for normal operation. 13h reserved set all bits to zero for normal operation. 14h reserved set all bits to zero for normal operation. 15h reserved set all bits to zero for normal operation. 16h reserved set all bits to zero for normal operation. 17h reserved set all bits to zero for normal operation. 18h reserved set all bits to zero for normal operation. 19h reserved set all bits to zero for normal operation. 1ah reserved set all bits to zero for normal operation. 1bh reserved set all bits to zero for normal operation. 1ch (table 40) custom pulse word 1 cp6-0 1dh (table 41) custom pulse word 2 cp6-0 1eh (table 42) custom pulse word 3 cp6-0 1fh (table 43) custom pulse word 4 cp6-0 table 37 - master control 2 (page 02h) (t1)
mt9074 data sheet 73 zarlink semiconductor inc. table 38 - configuration control word (page 2, address 10h) (t1) bit name functional description 7t1/e1 t1/e1 mode selection. when this bit is zero, the device is in t1 mode. when set high, the device is in e1 mode. 6-5 rsv reserved. must be kept at 0 for normal operation. 4liuen liu enable. setting this bit low enable s the internal liu front-end. setting this pin high disables t he liu. digital inputs rxa and rxb are sampled by the rising edge of e1.5i (c1.50) to strobe in the received line data. digital transmit data is clocked out of pins txa and txb with the rising edge of c1.5o 3-2 rsv reserved. must be kept at 0 for normal operation. 1 adseq digital milliwatt or digital test sequence . if one, the alaw digital milliwatt analog test sequence will be selected for those channels with per time slot control bits ttst, rrst set. if zero, a prbs generator / detector will be connected to channels with ttst, rrst respectively. 0rsv reserved. must be kept at 0 for normal operation. bit name functional description 7rsv reserved. must be kept high for normal operation. 6-4 rsv reserved. must be kept low for normal operation. 3cpl custom pulse level. setting this bit low enables the internal rom values in generating the transmit pulses. the rom is coded for different line terminations or build out, as specified in the liu control word. setting this bit high disables the pre-programmed pulse templates. each of the 4 phases that generate a mark derive t heir d/a coefficients from the values programmed in the cpw registers. 2-0 rsv reserved. must be kept at 0 for normal operation. table 39 - custom tx pulse enable (page 2, address 11h) (t1)
mt9074 data sheet 74 zarlink semiconductor inc. bit name functional description 7rsv reserved. must be kept low for normal operation. 6-0 cp6-0 custom pulse. these bits provide the c apability for programming the magnitude setting for the ttip/tring li ne driver a/d converter during the first phase of a mark. the greater the binary number loaded into the register, the greater the amplitude driven out. this feature is enabled when the control bit 3 - cpl of the custom tx pulse enable register - address 11h of page 2 is set high. table 40 - custom pulse word 1 (page 2, address 1ch) (t1) bit name functional description 7rsv reserved. must be kept at 0 for normal operation. 6-0 cp6-0 custom pulse. these bits provide the capability for programming the magnitude setting for the ttip/tring line driver a/d converter during the second phase of a mark. the greater the binary number loaded into the register, the greater the amplitude dr iven out. this feature is enabled when the control bit 3 - cpl of the custom tx pulse enable register - address 11h of page 2 is set high. table 41 - custom pulse word 2 (page 2, address 1dh) (t1) bit name functional description 7rsv reserved. must be kept at 0 for normal operation. 6-0 cp6-0 custom pulse. these bits provide the capability for programming the magnitude setting for the ttip/tring line driver a/d converter during the third phase of a mark. the greater the binary number loaded into the register, the greater the amplitude dr iven out. this feature is enabled when the control bit 3 - cpl of the custom tx pulse enable register - address 11h of page 2 is set high. table 42 - custom pulse word 3 (page 2, address 1eh) (t1)
mt9074 data sheet 75 zarlink semiconductor inc. master status 1 (page03h) (t1) bit name functional description 7rsv reserved. must be kept at 0 for normal operation. 6-0 cp6-0 custom pulse. these bits provide the capability for programming the magnitude setting for the ttip/tring line driver a/d converter during the fourth phase of a mark. the greater the binary number loaded into the register, the greater the amplitude driven out. this feature is enabled when the control bit 3 - cpl of the cu stom tx pulse enable register - address 11h of page 2 is set high. table 43 - custom pulse word 4 (page 2, address 1fh) (t1) cp6-0 breakdown cp[6] sign bit (0 = neg, 1 = pos) (only necessary for t1) cp[5:0] magnitude in binary (pulse amplitude = 0.1 * cp[5:0]v address (a 4 a 3 a 2 a 1 a 0 ) register function 10h (table 45) synchronization status word tfsync , mfsync , se, los 11h (table 46) alarm status word d4yalm, d4y48, secyel, esfyel, blue, pdv, lled, lldd 12h (table 47) timer status word 1sec, 2sec, 5sec 13h (table 48) most significant phas e status word rslip, rslpd, rxfrm 14h (table 49) least significant phase status word rxts4-0, rxbc2-0 15h (table 50) receive bit oriented message rxbom7-0 16h (table 51) receive signal status word pd4-pd0, llos 17h (table 52) msb transmit slip buffer tslip, tslpd, txsbmsb 18h (table 53) transmit slip buffer delay txts4-0, txbc2-0 19h - - - unused. 1ah - - - unused. 1bh - 1eh - - - unused. 1fh(table 54) identification regi ster internally set to 10101111 table 44 - master status 1 (page 3) (t1)
mt9074 data sheet 76 zarlink semiconductor inc. bit name functional description 7 tfsync terminal frame synchronization . indicates the terminal frame syn- chronization status (1 - loss; 0 - ac quired). for esf links terminal frame synchronization and multiframe syn chronization are synonymous. 6 mfsync multiframe synchronization. indicates the multiframe synchronization status (1 - loss; 0 -acquired). for esf links multiframe synchronization and terminal frame synchroni zation are synonymous. 5se severely errored frame . this bit toggles when 2 of the last 6 received framing bits are in error. the frami ng bits monitored are the esf framing bits for esf links, the ft bits for slc-96 links and a combination of ft and fs bits for d4 links (see framing mode selection word - page 1 address 10h). 4los digital los of signal. this bit goes high after the detection of 192 consecutive zeros. it returns low when the incoming pulse density exceeds 12.5% over a 250 ms period 3 - 0 - - - unused . table 45 - synchronization status word (page 3, address 10h) (t1) bit name functional description 7 d4yalm d4 yellow alarm. this bit is set if bit position 2 of virtually every ds0 channel is a zero for a period of 600 milliseconds. the alarm is tolerant of errors by permitting up to 16 ones in a 48 millisecond integration period. the alarm clears in 200 milliseconds after being re moved from the line. 6 d4y48 d4 yellow alarm - 48 millisecond sample . this bit is set if bit position 2 of virtually every ds0 channel is a zero for a period of 48 milliseconds. the alarm is tolerant of errors by permitting up to 16 ones in the integration period. this bit is updated every 48 milliseconds. 5 secyel secondary d4 yellow alarm . this bit is set if 2 consecutive ?1?s are received in the sbit position of the 12th frame of the d4 superframe. 4 esfyel esf yellow alarm . this bit sets if the esf yellow alarm 0000000011111111 is received in seven or more codewords out of ten. 3blue blue alarm . this bit is set if less than 6 zeros are received in a 3 millisecond window. 2pdv pulse density violation . this bit toggles if rxb8zs is set high, it will toggle upon detection of 8 consecutive zeros. if rxb8zs is set low, it will toggle upon detection of 16 consecutive zeros on the line data, or if there are less than n ones in a window of 8(n+1) bits - where n=1 to 23. 1lled line loopback enable detect. this bit will be set when a framed or unframed repeating pattern of 0 0001 has been detected during a 48 millisecond interval. up to fifteen errors are permitted per integration period. table 46 - alarm status word (page 3, address 11h) (t1)
mt9074 data sheet 77 zarlink semiconductor inc. 0 lldd line loopback disable detect . this bit will be set when a framed or unframed repeating pattern of 001 has been detected during a 48 millisecond interval. up to fifteen errors are permitted per integration period. bit name functional description 71sec one second timer status . this bit changes state once every 0.5 seconds. 62sec two second timer status. this bit changes state once every second and is synchronous with the 1sec timer. 5 5sec five second timer status . this bit changes state once every 2.5 seconds and is synchronous with the 1sec timer. 4-0 - - - unused. table 47 - timer status word (page 3, address 12h) (t1) bit name functional description 7rslip receive slip . a change of state (i.e., 1-to-0 or 0-to-1) indicates that a receive controlled frame slip has occurred. 6 rslpd receive slip direction . if one, indicates that the last received frame slip resulted in a repeated frame, i.e., the system clock (c4b ) is faster than network clock (e2o). if zero, indicates that the last received frame slip resulted in a lost frame, i.e., system clock slower t han network clock. updated on an rslip occurrence basis. 5 rxfrm receive frame delay. the most significant bit of the receive slip buffer phase status word. if zero, the dela y through the receive elastic buffer is greater than one frame in le ngth; if one, the delay th rough the receive elastic buffer is less than one frame in length. 4-0 - - - unused table 48 - most significant phase status word (page 3, address 13h) (t1) bit name functional description table 46 - alarm status word (page 3, address 11h) (t1)
mt9074 data sheet 78 zarlink semiconductor inc. bit name functional description 7 - 3 rxts4 - 0 receive time slot . a five bit counter that indicates the number of time slots between the receive elastic buffer internal write frame boundary and the st-bus read frame boundary. the count is updated every 250 us. 2 - 0 rxbc2 - 0 receive bit count . a three bit counter that indicates the number of stbus bit times there are between the re ceive elastic buffer internal write frame boundary and the st-bus r ead frame boundary. the count is updated every 250 us. table 49 - least significant phase status word (page 3, address 14h) (t1) bit name functional description 7 - 0 rxbom7 - 0 received bit oriented message . this register cont ains the eight least significant bits of the esf bit or iented message codeword. the contents of this register is updated when a new bit - oriented message codeword has been detected in 8 out of the last ten codeword positions. table 50 - receive bit oriented message (page 3, address 15h) (t1) bit name functional description 7 - 3 pd4 - pd0 peak detector voltage levels. these five bits indicate the level of the received signal ami pulses. pd4 pd3 pd2 pd1 pd0 line attenuation 0 0 0 0 1 less than 4db 00010 3-8db 00100 8-14db 0 1 0 0 0 14-20db 1 0 0 0 0 more than 20db 2 llos liu loss of signal indication . this bit will be high when the received signal is less than 40 db below the no minal value for a period of at least 1 msec. this bit will be low for normal operation. 1-0 - - - unused table 51 - receive signal status word (page 3, address 16h) (t1)
mt9074 data sheet 79 zarlink semiconductor inc. bit name functional description 7tslip transmit slip . a change of state (i.e., 1-to-0 or 0-to-1) indicates that a transmit controlled frame slip has occurred. 6 tslpd transmit slip direction. if one, indicates that th e last transmit frame slip resulted in a repeated frame, i. e., the internally generated 1.544 mhz. transmit clock is faster than the system clock (c4b ). if zero, indicates that the last transmit frame slip resulted in a lost frame, i.e., the internally generated 1.544 mhz. transmit clock is slower than network clock. updated on an tslip occurrence basis. 5 txsbmsb transmit slip buffer msb . the most significant bit of the phase status word. if one, delay through the transmit elastic buffer is greater than one frame in length; if zero, delay through the receive elastic buffer is less than one frame in length. bit is reset whenever page 1 address 17h - transmit slip buffer delay - is written to. 4 - 0 - - - unused . table 52 - msb transmit slip buffer (page 3, address 17h) (t1) bit name functional description 7 - 3 txts4 - 0 transmit time slot . a five bit counter that indicates the number of stbus time slots between the transmi t elastic buffer stbus write frame boundary and the internal transmit read frame boundary. the count is updated every 250 us. 2 - 0 txbc2 - 0 transmit bit count . a three bit counter indicating the number of stbus bit times there are between the tr ansmit elastic buffer stbus write frame boundary and the internal re ad frame boundary. the count is updated every 250 us. table 53 - transmit slip buffer delay (page 3, address 18h) (t1) bit name functional description 7-0 id7-0 id number. contains device code 10101111 table 54 - identification word (page 3, address 1fh) (t1)
mt9074 data sheet 80 zarlink semiconductor inc. master status 2 (page04h)(t1) address (a 4 a 3 a 2 a 1 a 0 ) register function 10h (table 56) prbs error counter ps7-0 11h (table 57) crc multiframe counter for prbs psm7-0 12h (table 58) alarm reporting latch d4yalml, d4y48l, secyell, esfyell, bluel, pdvl, lledl, llddl 13h (table 59) framing bit counter fc7-0 14h (table 60) out of frame / change of frame alignment counters oof3-0/cofa3-0 15h (table 61) multiframes out of sync counter mfoof7-0 16h (table 62) most signific ant bipolar violation error counter bpv15 - bpv8 17h (table 63) least significant bipolar violation error counter bpv7 - bpv0 18h (table 64) crc- 6 error counter cet cc15-cc8 19h (table 65) crc- 6 error counter cet cc7 - cc0 1ah unused. 1bh (table 66) interrupt word zero tfsyni, mfsyni, aisi, losi, sei, txslpi, rxslpi 1ch (table 67) interrupt word one fei, crci, yeli, cofai, bpvi, prbsi, pdvi 1dh (table 68) interrupt word two feo, crco, oofo, cofao, bpvo, prbso, prbsmfo,mfoofo 1eh (table 69) interrupt word three hdlc0i, hdlc1i, lcdi, 1seci, 5seci, biomi, sigi 1fh (table 70) overflow reporting lat ch feol, crcol, oofol, cofaol, bpvol, prbsol, mfoofol table 55 - master status 2 (page 4) (t1) bit name functional description 7 - 0 ps7-0 this counter is incremented for each prbs error detected on any of the receive channels connected to the prbs error detector. table 56 - prbs error counter (page 4, address 10h) (t1)
mt9074 data sheet 81 zarlink semiconductor inc. bit name functional description 7 - 0 psm7-0 this counter is incremented for each received crc multiframe. it is cleared when the prbs error counter is written to. table 57 - crc multiframe counter for prbs (page 4, address 11h) (t1) bit name functional description 7d4yalml d4 yellow alarm latch . this bit is set if a d4 yellow alarm is detected within a 600 millisecond integration pe riod. it is cleared after a read. 6d4y48l d4 yellow alarm (48 milliseconds) latch . this bit is set if a d4 yellow alarm is detected within a 48 millisecond integrati on period. it is cleared after a read. 5 secyell secondary d4 yellow alarm latch . this bit is set if an alternate d4 (s bit in 12 th frame) is dete cted. it is cleared after a read. 4 esfyell esf yellow alarm latch . this bit is set upon receipt of a esf yellow alarm. it is cleared after a read. 3bluel blue alarm latch . this bit is set upon receipt of a blue alarm. it is cleared after a read. 2pdvl pulse density violation latch . this bit is set upon receipt of a pulse density violation. it is cleared after a read. 1 lledl line loopback enable detect latch . this bit is set upon receipt of a line loopback enable code. it is cleared after a read. 0 llddl line loopback disable detect latch . this bit is set upon receipt of a line loopback disable code. it is cleared after a read. table 58 - alarm reporting latch (page 4, address 12h) (t1) bit name functional description 7 - 0 fc7 - 0 framing bit counter . this eight bit counter will be incremented for each error in the received framing pattern. in esf mode the esf framing bits are monitored. in d4 mode fs bits may be monitored as well as ft bits. see - section 15.5 framing bit counter. the c ount is only active if the mt9074 is in synchronization. table 59 - framing bit counter (page 4, address 13h) (t1)
mt9074 data sheet 82 zarlink semiconductor inc. bit name functional description 7 - 4 oof3 - 0 out of frame counter . this four bit counter is incremented with every loss of receive frame synchronization. 3 - 0 cofa3 - 0 change of frame alignment counter . this four bit counter is incremented if a resynchronization is done which results in a shift in the frame alignment position. table 60 - out of frame / change of frame alignment counter (page 4, address 14h) (t1) bit name functional description 7 - 0 mfoof7 - 0 multiframes out of synchronization counter . this eight bit counter will be incremented once for every multiframe (1.5 milliseconds in d4 mode, 3 milliseconds in esf mode) in which bas ic frame synchroni zation is lost. table 61 - multiframes out of sync counter (page 4, address 15h) (t1) bit name functional description 7 - 0 bpv15 - 8 most significant bits of the bpv counter. the most significant eight bits of a 16 bit counter that is incremente d once for every bipol ar violation error received. table 62 - most significant bits of the bpv counter (page 4, address 16h) (t1) bit name functional description 7 - 0 bpv7 - 0 least significant bits of the bpv counter . the least significant eight bits of a 16 bit counter that is incremented once fo r every bipolar violation error received. table 63 - least significant bits of the bpv counter (page 4, address 17h) (t1)
mt9074 data sheet 83 zarlink semiconductor inc. bit name functional description 7 - 0 cc15 - 8 crc-6 error counter bits fifteen to eight . these are the most significant eight bits of the crc-6 error counter. table 64 - crc-6 error counter (page 4, address 18h) (t1) bit name functional description 7 - 0 cc7 - 0 crc-6 error counter bits seven to zero . these are the least significant eight bits of the crc-6 error counter. table 65 - crc-6 error counter (page 4, address 19h) (t1) bit name functional description 7 tfsyni terminal frame synchronization interrupt . when unmasked this interrupt bit goes high whenever a change of stat e of terminal frame synchronization condition exists. reading this register clears this bit. 6 mfsyni multiframe synchronization interrupt . when unmasked this interrupt bit goes high whenever a change of stat e of multiframe synchronization condition exists. reading this register clears this bit. 5- - - unused . 4aisi alarm indication signal interrupt . when unmasked this interrupt bit goes high whenever a change of state of received all ones condition exists. reading this register clears this bit. 3losi loss of signal interrupt. when unmasked this interrupt bit goes high whenever a change of state of loss of signal (either analog - signal 40 db below nominal or digital - 192 consecutive 0?s received) condition exists. reading this register clears this bit. 2 sei severely errored frame interrupt . when unmasked this interrupt bit goes high whenever a sequence of 2 framing errors out of 6 occurs. reading this register clears this bit. 1txslpi transmit slip interrupt . when unmasked this interrupt goes high whenever a controlled frame slip occu rs in the transmit elastic buffer. reading this register clears this bit. 0rxslpi receive slip interrupt . when unmasked this interrupt bit goes high whenever a controlled frame slip occurs in the receive elastic buffer. reading this register clears this bit. table 66 - interrupt word zero (page 4, address 1bh) (t1)
mt9074 data sheet 84 zarlink semiconductor inc. bit name functional description 7fei framing bit error interrupt. when unmasked this interrupt bit goes high whenever an erroneous framing bit is det ected (provided the circuit is in terminal frame sync). reading th is register clears this bit. 6 crci crc-6 error interrupt . when unmasked this interrupt bit goes high whenever a local crc-6 error occurs. re ading this register clears this bit. 5yeli yellow alarm interrupt . when unmasked this interrupt bit goes high upon detection of a yellow alarm. readin g this register clears this bit. 4cofai change of frame alignment interrupt . when unmasked this interrupt bit goes high whenever a change of frame alignment occurs after a reframe. reading this register clears this bit. 3 bpvi bipolar violation interrupt . when unmasked this interrupt bit goes high whenever a bipolar violation (excluding b8zs encoding) is encountered. reading this register clears this bit. 2 prbsi psuedo random bit sequence error interrupt . when unmasked this interrupt bit goes high upon detection of an error with a channel selected for prbs testing. reading this register clears this bit. 1pdvi pulse density violation interrupt . when unmasked this interrupt bit goes high whenever in the absence of b8zs coding a sequence of 16 consecutive zeros is received on the line, or t he incoming pulse density is less than n ones in a time frame of 8(n+1) wher e n = 1 to 23. in the case of b8zs coding, the interrupt is set upon detect ion of 8 consecutive zeros. reading this register clears this bit. 0- - - unused . table 67 - interrupt word one (page 4, address 1ch) (t1) bit name functional description 7feo framing bit error counter overflow interrupt . when unmasked this interrupt bit goes high whenever the framing bit error counter changes from ffh to 00h. reading this register clears this bit. 6 crco crc-6 error counter overflow interrupt . when unmasked this interrupt bit goes high whenever the crc-6 error counter changes from ffh to 00h. reading this register clears this bit. 5 oofo out of frame counter overflow interrupt . when unmasked this interrupt bit goes high whenever the out of frame counter changes state from changes from ffh to 00h. reading this register clears this bit. table 68 - interrupt word two (page 4, address 1dh) (t1)
mt9074 data sheet 85 zarlink semiconductor inc. 4cofao change of frame alignment counter overflow interrupt . when unmasked this interrupt bit goes high whenever the change of frame alignment counter changes from ffh to 00h. reading this register clears this bit. 3 bpvo bipolar violation counter overflow interrupt. when unmasked this interrupt bit goes high whenever the bipolar violation co unter changes from ffh to 00h. reading this register clears this bit. 2prbso psuedo random bit sequence error counter overflow interrupt . when unmasked this interrupt bit goes high whenever the prbs error counter changes from ffh to 00h. reading this register clears this bit. 1prbsmfo psuedo random bit sequence multiframe counter overflow interrupt. when unmasked this interrupt bit goes high whenever the multiframe counter attached to the prbs error counter overflows. ffh to 00h. 1 - unmasked, 0 - masked. 0 mfoofo multiframes out of sync overflow interrupt . when unmasked this interrupt bit goes high whenever the multiframes out of frame counter changes from ffh to 00h. reading this register clears this bit. bit name functional description 7- - - unused . 6 hdlc0i hdlc0 interrupt. whenever an unmasked hdlc0 interrupt occurs (from the 4 khz data link) this bit goes high. reading this register clears this bit. 5 hdlc1i hdlc1 interrupt. whenever an unmasked hdlc1 interrupt occurs (from the ds1 channel 24 signaling channel) this bit goes high. reading this register clears this bit. 4 lcdi loop code detected interrupt . when unmasked this interrupt bit goes high whenever either the loop up ( 00001) or loop down (001) code has been detected on the line for a period of 48 milliseconds. reading this register clears this bit. 3 1seci one second status interrupt. when unmasked this interrupt bit goes high whenever the 1sec status bit (page 3 address 12h bit 7) goes from low to high. reading this regi ster clears this bit. 2 5seci five second status interrupt . when unmasked this interrupt bit goes high whenever the 5 sec status bit goes from low to high. reading this register clears this bit. table 69 - interrupt word three (page 4, address 1eh) (t1) bit name functional description table 68 - interrupt word two (page 4, address 1dh) (t1)
mt9074 data sheet 86 zarlink semiconductor inc. 1 biomi bit oriented message interrupt . when unmasked this interrupt bit goes high whenever a pattern 111111110xxxxxx0 has been received on the fdl that is different from the last mess age. the new message must persist for 8 out the last 10 message positions to be accepted as a valid new message. reading this register clears this bit. 0sigi signaling interrupt . when unmasked this interrupt bit goes high whenever a change of state (optionally debounce d - see dben in the data link, signaling control word page 1 address 12h) is detected in the signaling bits (ab or abcd) pattern. readi ng this register clears this bit. bit name functional description 7feol framing bit error counter overflow latch . this bit is set when the framing bit counter overflows. it is cleared after being read. 6crcol crc-6 error counter overflow latch . this bit is set when the crc error counter overflows. it is cleared after being read. 5 oofol out of frame counter overflow latch . this bit is set when the out of frame counter overflows. it is cleared after being read. 4cofaol change of frame alignment counter overflow latch . this bit is set when the change of frame alignment count er overflows. it is cleared after being read. 3 bpvol bipolar violation count er overflow latch . this bit is set when the bipolar violation counter overflow s. it is cleared after being read. 2 prbsol psuedo random bit sequence error counter overflow latch . this bit is set when the prbs error counter over flows. it is cleared after being read. 1 prbsmfofol psuedo random bit sequence multiframe counter overflow latch. this bit is set when the multiframe counter attached to the prbs error counter overflows. it is cleared after being read 0 mfoofol multiframes out of sync overflow latch . this bit is set when the multiframes out of sync counter overflows. it is cleared after being read. table 70 - overflow reporting latch (page 4, address 1fh) (t1) bit name functional description table 69 - interrupt word three (page 4, address 1eh) (t1)
mt9074 data sheet 87 zarlink semiconductor inc. per channel transmit signaling (pages 5 and 6) (t1) page 05h, addresses 10000 to 1 1111, and p age 06h addresses 10000 to 10111 contain the transmit signaling control words for ds1 channels 1 to 16 and 17 to 24 respectively. table 107 illustrates the ma pping between the addresses of these pages and the ds1 channel numbers. control of these bits for any one channel is through the processor or controller port when the per time slot contro l bit rpsig bit is high. table 72 describes bit allocation within each of these registers. serial per channel transmit signaling control through csti is selected when the per time slot control bit rpsig bit is low. table 71 describes the bit allocation within each of the 24 active st-bus time slots of csti. page 5-6 address: 0123456789101112131415 equivalent ds1 channel 12345678910111213141516 page 6 address: 0123456789101112131415 equivalent ds1 channel 1718192021222324xxxxxxxx table 71 - page 5, 6 address mapping to ds1 channels (t1) bit name functional description 7 - 4 - - - unused . 3a(n) transmit signaling bits a for channel n . where signaling is enabled, these bits are transmitted in bit position 8 of t he 6th ds1 frame (within the 12 frame superframe structure for d4 superframes and the 24 frame structure for esf superframes). 2b(n) transmit signaling bits b for channel n . where signaling is enabled, these bits are transmitted in bit position 8 of th e 12th ds1 frame (within the 12 frame superframe structure for d4 superframes and the 24 frame structure for esf superframes). 1c(n) transmit signaling bits c for channel n . where signaling is enabled, these bits are transmitted in bit position 8 of the 18 th ds1 frame within the 24 frame structure for esf superframes. in d4 mode these bits are unused. 0d(n) transmit signaling bits d for channel n. where signaling is enabled, these bits are transmitted in bit position 8 of the 24 th ds1 frame within the 24 frame structure for esf superframes. in d4 mode these bits are unused. table 72 - transmit channel associated signaling (t1) (pages 5,6)
mt9074 data sheet 88 zarlink semiconductor inc. per time slot control words)(pages 7 and 8) (t1) the control functions described by table 75 are repeat ed for each ds1 time slot. page 7 addresses 10000 to 11111 correspond to ds1 time slot 1 to 16, while page 8 addresses 10000 to 10111 correspond to time slots 17 to 24. table 74 illustrates the mapping between the addresses of these pages and the ds1 channel numbers. bit name functional description 7 - 4 a(n), b(n) c(n), d(n) transmit signaling bits for channel n . when control bit msn = 1 and rpsig = 0 this nibble is used. for esf links these 4 bits are trans mitted on the associated ds1 channel (see table 8) in frames 6, 12, 18 and 24. for d4 links bits a are transmit on the associated ds1 channel of frame 6 and bits b are transmit on the associated ds1 channel of frame 12. for d4 links bits c and d are unused. 3 - 0 a(n), b(n), c(n), d(n) transmit signaling bits for channel n . when control bit msn = 0 and rpsig = 0 this nibble is used. for esf links these 4 bits are trans mitted on the associated ds1 channel (see table 8) in frames 6, 12, 18 and 24. for d4 links bits a are transmit on the associated ds1 channel of frame 6 and bits b are transmit on the associated ds1 channel of frame 12. for d4 links bits c and d are unused. table 73 - t1 / transmit channels usage - csti note: this table illustrates bit mapping on the serial input stream - it does not refer to an internal register. page 7 address: 0123456789101112131415 equivalent ds1 channel 12345678910111213141516 page 8 address: 0123456789101112131415 equivalent ds1 channel 1718192021222324xxxxxxxx table 74 - pages 7 and 8 address mapping to ds1 channels bit name functional description 7 txmsg transmit message mode. if high, the data c ontained in the transmit message register (address 18h, page 1) is transmitted in the corresponding ds1 time slot. if zero, the data on ds ti is transmitted on the corresponding ds1 time slot. 6pci per channel inversion. when set high the data for this channel sourced from dsti is inverted before being tr ansmit onto the equivalent ds1 channel; the data received from the incoming ds1 channel is inverted before it emerges from dsto. 5rtsl remote time slot loopback. if one, the corresponding ds1 receive time slot is looped to the corresponding ds1 transmit time slot. this received time slot will also be present on dsto. if zero, the loopback is disabled. table 75 - per time slot control words (pages 7 and 8) (t1)
mt9074 data sheet 89 zarlink semiconductor inc. per channel receive signaling (t1 and e1 mode) (pages 9 and 0ah) page 09h, addresses 10000 to 11111, and page 1ah addresses 10000 to 10111 contain the receive signaling control words for ds1 channels 1 to 16 and 17 to 24 respectively. table 76 illustrates the mapping between the addresses of these pages and the ds1 channel numbers. table 77 describes bit allocation within each of these registers. 4ltsl local time slot loopback. if one, the corresponding transmit time slot is looped to the corresponding receive time slot. this transmit time slot will also be present on the transmit ds1 stream. if zero, this loopback is disabled. 3ttst transmit test. if one, a test signal, either di gital milliwatt (when control bit adseq is one) or prbs (z 15 -1) (adseq is zero), w ill be transmitted in the corresponding ds1 time slot. more than one time slot may be activated at once. if zero, the test signal will not be connected to t he corresponding time slot. 2rtst receive test. if one, the corresponding dsto time slot will be used for testing. if control bit adseq is one, a digita l milliwatt signal will be transmitted into the dsto channel. if adseq is zero, the receive channel will be connected to the prbs (2 15 - 1) detector. 1rpsig serial signaling enable. if set low, the transmit signaling buffer for the equivalent ds1 channel will be sourc ed from the st-bus channel on csti associated with it. if set high t he transmit signaling ram must be programmed via the microport. 0cc clear channel. when set high no robbed bit signaling is inserted in the equivalent transmit ds1 channel. wh en set low robbed bit signaling is included in every 6th channel. page 9 address: 0123456789101112131415 equivalent ds1 channel 12345678910111213141516 page a address: 0123456789101112131415 equivalent ds1 channel 1718192021222324xxxxxxxx table 76 - page 9, a address mapping to ds1 channels (t1) bit name functional description table 75 - per time slot control words (pages 7 and 8) (t1)
mt9074 data sheet 90 zarlink semiconductor inc. bit name functional description 7 - 4 - - - unused 3a(n) receive signaling bits a for channel n . these bits are extracted fr om bit position 8 of every channel in received frame 6 (within the 12 fr ame superframe structure for d4 superframes and the 24 frame structure for esf superframes). the bits may be debounced for 6 to 9 milliseconds where control bit dbnce is set high. 3b(n) receive signaling bits b for channel n . these bits are extracted fr om bit position 8 of every channel in received frame 12 (within the 12 fr ame superframe structure for d4 superframes and the 24 frame structure for es f superframes). the bits may be debounced for 6 to 9 milliseconds where control bit dbnce is set high. 2c(n) receive signaling bits c for channel n . these bits are extracted fr om bit position 8 of every channel in received frame 18 within the 24 fr ame structure for esf superframes. the bits reported may be de bounced for 6 to 9 milliseconds where co ntrol bit dbnce is set high. in d4 mode these bits are unused. 0 d(n) receive signaling bits d for channel n . these bits are extracted fr om bit position 8 of every channel in received frame 24 within the 24 fr ame structure for esf superframes. the bits reported may be de bounced for 6 to 9 milliseconds where co ntrol bit dbnce is set high. in d4 mode these bits are unused. table 77 - receive channel associated signaling (pages 9 and a) (t1)
mt9074 data sheet 91 zarlink semiconductor inc. e1 mode master control 1 (page 01h) (e1) address (a 4 a 3 a 2 a 1 a 0 ) register function 10h (table 79) mode selection control word asel, crcm, autc , arai , auty , csyn, refrm, mfrf 11h (table 80) transmit alarm control word te, tais16, txao 12h (table 81) hdlc selection word hdlc0 , hdlc1, rxtrsp, txtrsp, tiu1,tiu0 13h (table 82) transmit multiframe al ignment signal tma1-4,x1,y, x2, x3 14h (table 83) interrupt and signaling control word dstoen, cstoen, txccs, dbnce, msn 15h (table 84) coding and loopback control word rxhdb3, mlbk, hdb3, dlbk, rlbk, slbk, plbk 16h (table 85) non frame alignment control word rxnfa, talm, tnu4-8 17h (table 86) multiframe and data link selection mfsel, sa4-sa8 18h (table 87) transmit message word txm7-0 19h (table 88) error insertion word bpve, crce, fase, nfse, lose, perr, los/lof 1ah (table 89) signaling control word rst, spnd, inta, cntclr, sample, extosc, gci/st 1bh (table 90) interrupt mask word zero synim, mfsyim, csynim, aisim, losim, cefim, yim, slpim 1ch (table 91) interrupt mask word one ferim, crcim, ebim, ais16im, bpvim, prbsim, auxpim & rai 1dh (table 92) interrupt mask word two feom, crcom, eom, bpvom, prbsom, prbsmfo 1eh (table 93) interrupt mask word three jaim,1secim, 5secim, rcrim, sigim 1fh (table 94) liu control word nrzuni, redbl, remid, remax table 78 - master control 1 (page 1) (e1)
mt9074 data sheet 92 zarlink semiconductor inc. bit name functional description 7 asel ais select. this bit selects the criteria on which the detection of a valid alarm indication signal (ais) is based. if zero, the criteria is less than three zeros in a two frame period (512 bits). if one, the criteria is less than three zeros in each of two consecutive dou ble-frame periods ( 512 bits per double frame). 6 crcm crc-4 modification. if one activates the crc-4 remainder modification function when the device is in transparent mode. the received crc-4 remainder is modified to reflect only the changes in the transmit dl. if zero, time slot zero data from dsti will not be modified in transparent mode. 5 autc automatic crc-interworking. if zero, automatic crc-interworking is activated. if one it is deactivated. see framing algorithm for a detailed description. 4 arai automatic remote alarm indication . if zero, the remote alarm indication bit (the a bit) will function automati cally. that is, rai=0 when basic synchronization has been acquired. and, rai=1 when basic synchronization has not been acquired. if one, the remo te alarm indication bit is controlled through the talm bit of the transmi t non-frame alignment control word. 3 auty automatic y-bit operation. if zero, the y-bit of the transmit multiframe alignment signal will report the multif rame alignment status to the far end i.e., zero - multiframe alignment acquir ed, one - lost. if one, the y-bit is under the manual control of the transmit multiframe alignment control word. 2 csyn crc-4 synchronization. if zero, basic crc-4 sy nchronization processing is activated, and the tiu0 bit and the tiu1 bit programming will be overwritten. if one, crc-4 synchroniz ation is disabled. if autc (page 1, address 10h, bit 5) is also one then the first bits of channel 0 are used as international use bits and are pr ogrammed by the tiu0 and tiu1. 1 refrm reframe. if one for at least one frame, and then cleared, the device will initiate a search for a new basic frame position. reframing function is activated on the one to zero transition of the refrm bit. 0 mfrf multiframe reframe. if one, for at least one frame, and then cleared the mt9074 will initiate a se arch for a new signalin g multiframe position. reframing function is activated on t he one to zero transition of the mfrm bit. table 79 - mode selection control word (e1) (page 1, address 10h)
mt9074 data sheet 93 zarlink semiconductor inc. bit name functional description 7 - - - unused 6te transmit e bits. when zero and crc-4 synchronization is achieved, the e-bits transmit the received crc-4 co mparison results to the distant end of the link, as per g.703. that is, when zero and crc-4 synchronization is lost, the transmit e-bits will be zero . if one, and crc-4 synchronization is lost the transmit e-bits will be one. 5tais16 transmit ais time slot 16 . if one, an all ones signal is transmitted in time slot 16. if zero, time slot functions normally. 4txao transmit all ones . when low, this control bit forces an unframed all ones to be transmit at ttip and tring. 3-0 - - - unused table 80 - transmit alarm control word (e1) (page 1, address 11h) bit name functional description 7 - - - unused . 6 - - - unused . 5 hdlc0 hdlc0 select . if one, then hdlc0 is connected to the data link on selected sa bits at a rate of 4, 8, 12, 16 or 20 kbits/sec. if zero, hdlc0 is deselected and all hdlc0 interrupts are masked. 4 hdlc1 hdlc1 select . if one, then hdlc1 is connected to time slot 16 in ccs mode. if zero, hdlc1 is deselected and all hdlc1 interrupts are masked. 3rxtrsp receive transparent mode . when this bit is set to one, the framing function is disabled on the receive side. data coming from the receive line passes through the slip buffer and drives dsto with an arbitrary alignment. when zero, the receive framing function operates normally. 2txtrsp transmit transparent mode . if one, the mt9074 is in transmit transparent mode. no framing or signaling is imposed on the data transmit from dsti onto the line. if zero, it is in termination mode. 1tiu1 transmit international use one . when crc-4 operation is disabled (csyn =1), this bit is transmit on the pcm30 2048 kbit/sec. link in bit position one of time-slot zero of non-frame-alignment frames. it is reserved for international use and shou ld normally be kept at one. if crc processing is used, i.e., csyn =0, this bit is ignored. table 81 - hdlc selection word (e1) (page 1, address 12h)
mt9074 data sheet 94 zarlink semiconductor inc. 0tiu0 transmit international use zero . when crc-4 operation is disabled (csyn =1), this bit is transmit on the pcm30 2048 kbit/sec. link in bit position one of time-slot zero of frame-alignment frames. it is reserved for international use and should normally be kept at one. if crc processing is used, i.e., csyn =0, this bit is ignored. bit name functional description 7-4 tma1-4 transmit multiframe alignment bits one to four . these bits are transmitted on the pcm30 2048 kbit/sec. link in bit positions one to four of time slot 16 of frame zero of every signaling multiframe. these bits are used by the far end to identify specific frames of a signaling multiframe. tma1-4 = 0000 for normal operation. 3 x1 this bit is transmitted on the pcm30 2048 kbit/sec. link in bit position five of time slot 16 of frame zero of every multiframe. x1 is normally set to one. 2 y this bit is transmitted on the pcm30 2048 kbit/sec. link in bit position six of time slot 16 of frame zero of every multif rame. it is used to indicate the loss of multiframe alignment to the remote end of the link. if one - loss of multiframe alignment; if zero - multiframe alignm ent acquired. this bit is ignored when auty is zero (page 01h, address 10h). 1- 0 x2, x3 these bits are transmitted on th e pcm30 2048 kbit/sec. link in bit positions seven and eight respectively, of time slot 16 of frame zero of every multiframe. x2 and x3 are normally set to one. if receive channel 16 data is to be included in the looped data then the control bit txccs (page, address 14h, bit 5) must be set high, otherwi se transmit signaling data, or holcc data will be placed into the outgoing channel 16 timeslot. table 82 - transmit multiframe alignment signal (e1) (page 1, address 13h) bit name functional description 7 dstoen dsto enable . if zero pin dsto is tristate. if set, the pin dsto is enabled. 6 cstoen csto enable . if zero pin csto is tristate. if set, the pin csto is enabled. 5 txccs transmit common channel signaling . if one, the transmit section of the device is in common channel signaling (ccs) mode. if zero, it is in channel associated signaling (cas) mode. 4 dbnce, debounce select . this bit selects the debounce period (1 for 14 msec.; 0 for no debounce). note: there may be as much as 2 msec. added to this duration because the state change of the signaling equipment is not synchronous with the pcm30 signaling multiframe. table 83 - interrupt and signaling control word (e1) (page 1, address 14h) bit name functional description table 81 - hdlc selection word (e1) (page 1, address 12h)
mt9074 data sheet 95 zarlink semiconductor inc. 3 msn most significant signaling nibble . if one, the csto and csti channel associated signaling nibbles will be valid in the most significant portion of each st-bus time slot. if zero, the csto and csti channel associated signaling nibbles will be valid in the least significant portion of each st-bus time slot. 2-0 - - - unused . bit name functional description 7 rxhdb3 high density bipolar 3 encoding . if one, hdb3 encoding is enabled in the receive direction. if zero, ami signal without hdb3 encoding is received 6 mlbk metallic loopback . if one, then the external rrtip and rring signals are isolated from the receiver, and ttip and tr ing are internally connected to the receiver analog input instead. if zero, metallic loopback is disabled. 5 txhdb3 high density bipolar 3 encoding . if one, hdb3 encoding is enabled in the transmit direction. if zero, ami sign al without hdb3 encodi ng is transmitted. 4 - - - unused. 3 dlbk digital loopback . if one, then the digital stream to the transmit liu is looped back in place of the digital output of the receiv e liu. data coming out of dsto will be a delayed version of dsti. if zero, this feature is disabled. 2 rlbk remote loopback . if one, then all bipolar data received on rrtip/rring are directly routed to ttip/trin g on the pcm30 side of the mt9074. if zero, then this feature is disabled. 1 slbk st-bus loopback . if one, then all time slots of dsti are connected to dsto on the st-bus side of the mt9074. if zero, then this feature is disabled. see loopbacks section. 0 plbk payload loopback . if one, then all time slots received on rtip/rring are connected to ttip/tring on the st-bus side of the mt9074 (this excludes time slot zero). if zero, then this feature is disabled. if receive channel 16 data is to be included in the looped data, then the contro l bit txccs (page 1, address 14h, bit 5) must be set high, otherwise transm it signaling data, or hdlc1 data will be placed into the outgoing channel 16 timeslot. table 84 - coding and loopback control word (e1) (page 1, address 15h) bit name functional description table 83 - interrupt and signaling control word (e1) (page 1, address 14h)
mt9074 data sheet 96 zarlink semiconductor inc. bit name functional description 7 - - - unused. 6 rxnfa receive non-frame alignment byte. this bit decides the contents of channel 0 of dsto. when rxnfa=1, channel 0 of dsto contains only data from the received non frame alignment signal (nfas). when rxnfa = 0, channel 0 of dsto contains both frame alignment and non frame alignment bytes received with the rest of the frame. 5 talm transmit remote alarm . this bit is transmitted on the pcm30 2048 kbit/sec. link in bit position three (a bit) of time slot zero of nfas frames. it is used to signal an alarm to the remote end of t he pcm30 link (one - alarm, zero - normal). this control bit is ignored when arai is zero (page 01h, address 10h). 4-0 tnu4-8 transmit national use four to eight (sa4 - sa8). these bits are transmitted on the pcm30 2048 kbit/sec. link in bit positi ons four to eight of time slot zero of the nfa frame, if selected by sa4 - sa8 control bits of the dl selection word (page 01h, address 17h). table 85 - non frame alignment control word (e1) (page 1, address 16h) bit name functional description 7 - - - unused 6 mfsel multiframe select . this bit determines which re ceive multiframe signal (crc-4 or signaling) the rxmf (pin 42 in plcc, 23 in mqfp) signal is aligned with. if zero, rxmf is aligned with the receive signaling multiframe. if one, rxmf is aligned with the receive crc-4 multiframe. 5 - - - - unused 4-0 sa4-sa8 a one selects the corresponding sa bi ts of the nfa signal for 4, 8, 12, 16 or 20 kbits/sec. data link channel. data link (dl) selection will function in termination mode only; in transmit transparent mode sa4 is automatically selected - see txtrsp control bit of page 01h, address 11h. if zero, the corresponding bits of transmit non-frame alignment signal are programmed by the non-frame alignment control word (page 01h, address 16h). table 86 - multiframe and data link selection (e1) (page 1, address 17h) bit name functional description 7-0 txm7-0 transmit message bits 7 - 0. the contents of this r egister are transmit into those outgoing ds1 channels selected by the per time slot control registers. table 87 - transmit message word (e1) (page 1, address 18h)
mt9074 data sheet 97 zarlink semiconductor inc. bit name functional description 7 bpve bipolar violation error insertion . a zero to one transition of this bit inserts a single bipolar violation error into the transmit pcm30 data. a one, zero or one to zero transition has no function. 6 crce crc-4 error insertion . a zero to one transition of this bit inserts a single crc-4 error into the transmit pcm30 data. a one, zero, or one to zero transition has no function. 5 fase frame alignment signal error insertion . a zero to one transition of this bit inserts a single error into the time slot zero frame alignment signal of the transmit pcm30 data. a one, zero, or one to zero transition has no function. 4 nfse non-frame alignment signal error insertion . a zero to one transition of this bit inserts a single error into bi t two of the time slot zero non-frame alignment signal of the transmit pcm30 data. a one, zero, or one to zero transition has no function. 3 lose loss of signal error insertion . if one, the mt9074 transmits an all zeros signal (no pulses) in every pcm30 time slot. when hdb3 encoding is activated no violations ar e transmitted. if zero, dat a is transmitted normally. 2 perr payload error insertion . a zero to one transition of this bit inserts a single error in the transmit payload. a one, zero, or one to zero transition has no function. 1 - - - unused 0 los/lof loss of signal or loss of frame selection . if one, pin los (pin 61 in plcc, 57 in mqfp) will go high when a loss of signal stat e exits. a loss of signal is defined as either receipt of a signal attenuated below the analog loss of signal threshold (selectable as 20 db or 40 db below nominal) or receipt of 192 consecutive 0?s. if low, pin los will go high when either a loss of signal or a loss of basic fr ame alignment state exits (bit sync on page 03h address 10h is zero). table 88 - error insertion word (e1) (page 1, address 19h)
mt9074 data sheet 98 zarlink semiconductor inc. bit name functional description 7 rst reset . when this bit is changed from zero to one the device will reset to its default mode. see the reset operati on section for the default settings. 6 spnd suspend interrupts . if one, the irq output (pin 12 in plcc, 85 in mqfp) will be in a high-impedance state and all interrupts will be ignored. if zero, the irq output will function normally. 5 inta interrupt acknowledge . a zero-to-one or one-to-zero transition will clear any pending interrupt and make irq high impedance. 4 cntclr counter clear . if one, all status counters are cleared and held low. zero for normal operation. 3 sample one second sample . setting this bit causes the error counters (change of frame alignment, loss of frame alignm ent, bpv errors, crc errors, severely errored frame events and multiframes out of sync) to be updated on one second intervals coincident with the one second timer (status page 3 address 12h bit 7). 2 extosc external oscillator select . setting this bit connects the pin osc1 to a ttl compatible input. this allows for a system design employing a ttl output oscillator as a 20.000 mhz reference clock. 1 rsv reserved. must be kept at 0 for normal operation. 0 - - - unused. table 89 - signaling control word (e1) (page 1, address 1ah) bit name functional description 7 synim synchronization interrupt mask. when unmasked (syni=1) an interrupt is initiated whenever change of st ate of basic frame synchronization condition exists. if 1 - unmasked, 0 - masked. 6 mfsyim multiframe synchronization interrupt mask . when unmasked (mfsyi=1), an interrupt is initia ted whenever a change of state of multiframe synchro-nization is lo st. if 1 - unmasked, 0 - masked. 5 csynim crc-4 multiframe synchron ization interrupt mask . when unmasked (csyni=1), an interrupt is initiated whenever a change of state of crc-4 multiframe synchronization exists. if 1 - unmasked, 0 - masked. 4 aisim alarm indication signal interrupt mask. when unmasked (aisi=1) a change of state of received ais will init iate an interrupt. if 1 - unmasked, 0 - masked. table 90 - interrupt mask word zero (e1) (page 1, address 1bh)
mt9074 data sheet 99 zarlink semiconductor inc. 3 losim loss of signal interrupt mask . when unmasked this interrupt bit goes high whenever a change of state of loss of signal (either analog - received signal 20 or 40 db below nominal or digital - 192 consecutive 0?s received) condition exists. if 1 - unmasked, 0 - masked. 2 cefim consecutively errored fass interrupt mask . when unmasked an interrupt is initiated when two consec utive errored frame alignment signals are received. if 1 - unmasked, 0 - masked. 1 yim remote signaling multiframe alarm interrupt mask . when unmasked (yi=1), an interrupt is initiated wh enever a change of state of remote signaling multiframe alarm signal is re ceived. if 1 - unmasked, 0 - masked. 0 slpim slip interrupt mask. when unmasked (slpi=1), an interrupt is initiated when a controlled frame slip occu rs. if 1 - unmasked, 0 - masked. bit name functional description 7ferim frame error interrupt mask . when unmasked (feri = 1), an interrupt is initiated when an error in the frame alignment signal occurs. if 1 - unmasked, 0 - masked. 6 crcim crc-4 error interrupt mask . when unmasked an interrupt is initiated when a local crc-4 error occurs. 1 - unmasked, 0 - masked. if 1 - unmasked, 0 - masked. 5 ebim receive e-bit interrupt mask . when unmasked an interrupt is initiated when a receive e-bit indicates a remote crc-4 error. 1 - unmasked, 0 - masked. if 1 - unmasked, 0 - masked. 4 ais16im channel 16 alarm indication signal interrupt mask . when unmasked (ais16i = 1), a received ais16 will initia te an interrupt. if 1 - unmasked, 0 - masked. 3 bpvim bipolar violation interrupt mask . when unmasked an interrupt is initiated when a bipolar violation error occurs. 1 - unmasked, 0 - masked. 2 prbsim prbs interrupt mask. when unmasked (prbsi = 1), an interrupt is initiated on a single prbs detection er ror. if 1 - unmasked, 0 - masked. 1auxpim auxiliary pattern interrupt mask. when unmasked (auxpi = 1), an interrupt is initiated when the auxp status bit of page 03h, address 15h goes high. if 1 - unmasked, 0 - masked. 0raiim remote alarm indication interrupt mask . when unmasked (raii = 1) a received rai will initiate an interrupt. if 1 - unmasked, 0 - masked. table 91 - interrupt mask word one (e1) (page 1, address 1ch) bit name functional description table 90 - interrupt mask word zero (e1) (page 1, address 1bh)
mt9074 data sheet 100 zarlink semiconductor inc. bit name functional description 7 feom frame alignment signal error co unter overflow interrupt mask . when unmasked an interrupt is initiated when the frame alignment signal error counter overflows. if 1 - unmasked, 0 - masked. 6 crcoim crc-4 error counter overflow interrupt . when unmasked an interrupt is initiated when the crc-4 error coun ter overflows. if 1 - unmasked, 0 - masked. 5eboim receive e-bit counter overflow interrupt . when unmasked an interrupt is initiated when the e-bi t error counter overflows. if 1 - unmasked, 0 - masked. 4 - - - unused. 3 bpvcom bipolar violation counter overflow interrupt. when unmasked (bpvo = 1), an interrupt is initiate d when the bipolar violation error counter changes form ffffh to 0h. if 1 - unmasked, 0 - masked. 2 prbsom prbs counter overflow interrupt . when unmasked (prbso = 1), an interrupt is initiated on overflow of prbs counter (page 04h, address 10h) from ffh to 0h. if 1 - unmasked, 0 - masked. 1 prbsmfom prbs multiframe counter overflow interrupt when unmasked an interrupt will be generated whenever the multiframe counter attached to the prbs error counter overflows. if 1 - unmasked, 0 - masked. 0 - - - unused . table 92 - interrupt mask word two (e1) (page 1, address 1dh) bit name functional description 7-5 - - - unused 4jaim jitter attenuatio n interrupt mask. when unmasked, an interrupt will be initiated when the jitter attenuator fi fo comes within four bytes of an overflow or underflow condition . if 1 - unmasked, 0 - masked. 3 1secim one second status interrupt mask . when unmasked (1seci = 1), an interrupt is initiated when the 1sec st atus bit changes from zero to one. if 1 - unmasked, 0 - masked. 2 5secim five second status interrupt mask. when unmasked (5seci = 1), an interrupt is initiated when the 5seci status bit changes from zero to one. if 1 - unmasked, 0 - masked. 1 rcrim rcri interrupt mask. when unmasked (rcri=1), an interrupt is initiated when rcr (remote alarm & crc-4 error) status bit changes from zero to one. if 1 - unmasked, 0 - masked. 0sigim signaling (cas) interrupt mask . when unmasked and any of the receive abcd bits of any channel changes state an interrupt is initiated. if 1 - unmasked, 0 - masked. table 93 - interrupt mask word three (e1) (page 1, address 1eh)
mt9074 data sheet 101 zarlink semiconductor inc. bit name functional description 7 nrz nrz format selection . only used in the digital framer only mode (liu is disabled). a one sets the mt9074 to accept a unipolar nrz format input stream on rxa as the line input, and to transmit a unipolar nrz format stream on txb. a zero causes the mt9074 to accept a complementary pair of dual rail inputs on rxa/rxb and to transmit a complementary pair of dual rail outputs on txa/txb. 6-4 tx2-0 transmit pulse amplitude. select the tx2 ?tx0 bits according to the line type, value of termination resistors (rt), and transformer turns ratio used tx2 tx1 tx0 line impedance(ohms) rt(ohms) transformer ratio 0 0 0 120 0 1:2 0 0 1 120 0 1:1 0 1 0 120 15 1:2 0 1 1 120/75 12.1 1:2 1 0 0 75 0 1:2 1 0 1 75 0 1:1 1 1 0 75 9.1 1:2 1 1 1 75/120 12.1 1:2 after reset these bits are zero. 3 redbl receive equalizer disable . if one the receive equalizer is turned off. if zero, the receive equalizer is turned on and will compensate for loop length automatically. 2-0 res2-0 receive equalization select . setting these pins forces a level of equalization of the incoming line data. res2 res1 res0 receive equalization 0 0 0 0 10 db 0 0 1 10 18 db 0 1 0 18 25 db 0 1 1 25 30 db 1 0 0 >30 db 1 0 1 reserved 1 1 0 reserved 1 1 1 reserved these settings have no effect if redbl is set to zero. table 94 - liu control word (e1) (page 1, address 1fh)
mt9074 data sheet 102 zarlink semiconductor inc. master control 2 (page-2) master control 2 (page 02h) (e1) address (a 4 a 3 a 2 a 1 a 0 ) register names 10h (table 96) configuration control word t1/e1, liuen , elos, adseq 11h (table 97) custom tx pulse enable cpl 12h reserved set all bits to zero for normal operation. 13h reserved set all bits to zero for normal operation. 14h reserved set all bits to zero for normal operation. 15h reserved set all bits to zero for normal operation. 16h reserved set all bits to zero for normal operation. 17h reserved set all bits to zero for normal operation. 18h reserved set all bits to zero for normal operation. 19h reserved set all bits to zero for normal operation. 1ah reserved set all bits to zero for normal operation. 1bh reserved set all bits to zero for normal operation. 1ch (table 98) custom pulse word 1 cp6-0 1dh(table 99) custom pulse word 2 cp6-0 1eh (table 100) custom pulse word 3 cp6-0 1fh (table 101) custom pulse word 4 cp6-0 table 95 - master control 2 (page 02h) (e1)
mt9074 data sheet 103 zarlink semiconductor inc. bit name functional description 7t1/e1 e1 mode selection. when this bit is one, the device is in e1 mode. 6-5 rsv reserved. must be kept at 0 for normal operation. 4liuen liu enable. setting this bit low enables the intern al liu front-end. setting this pin high disables the liu. digital inputs rxa and rxb are sampled by the rising edge of e2.0i (c1.50) to strobe in the rece ived line data. digital transmit data is clocked out of pins txa and txb with the rising edge of c2.0o 3elos elos enable. set this bit low to set the analog loss of signal threshold to 40 db below nominal. set this bit high to set the analog loss of signal threshold to 20 db below nominal. 2rsv reserved. must be kept at 0 for normal operation. 1adseq digital milliwatt or digital test sequence . if one, the a-law digital milliwatt analog test sequence will be selected by the per time slot control bits ttst and rtst.if zero, a prbs generator / det ector will be connected to channels with ttst, rrst respectively 0rsv reserved. must be kept at 0 for normal operation. table 96 - configuration control word (page 2, address 10h) (e1) bit name functional description 7rsv reserved. must be kept high for normal operation. 6-4 rsv reserved. must be kept low for normal operation. 3cpl custom pulse level. setting this bit low enables the internal rom values in generating the transmit pulses. the rom is coded for different line terminations or build out, as specifi ed in the liu control word. setting this bit high disables the pre-programme d pulse templates. each of the 4 phases that generate a mark derive t heir d/a coefficients from the values programmed in the cpw registers. 2-0 rsv reserved. must be kept at 0 for normal operation. table 97 - custom tx pulse enable (page 2, address 11h) (e1)
mt9074 data sheet 104 zarlink semiconductor inc. bit name functional description 7rsv reserved. must be kept at 0 for normal operation. 6-0 cp6-0 custom pulse. these bits provide the capability for programming the magnitude setting for the ttip/tring line driver a/d converter during the first phase of a mark. the greater the binar y number loaded into the register, the greater the amplitude driven out. this feat ure is enabled when the control bit 3 - cpl of the custom tx pulse enable regi ster - address 11h of page 2 is set high. table 98 - custom pulse word 1 (page 2, address 1ch) (e1) bit name functional description 7rsv reserved. must be kept at 0 for normal operation. 6-0 cp6-0 custom pulse. these bits provide the c apability for programming the magnitude setting for the ttip/tring li ne driver a/d converter during the second phase of a mark. the greater the binary number loaded into the register, the greater the amplitude driv en out. this feature is enabled when the control bit 3 - cpl of the custom tx pulse enable register - address 11h of page 2 is set high. table 99 - custom pulse word 2 (page 2, address 1dh) (e1) bit name functional description 7rsv reserved. must be kept at 0 for normal operation. 6-0 cp6-0 custom pulse. these bits provide the c apability for programming the magnitude setting for the ttip/tring line driver a/d converter during the third phase of a mark. the greater the binary number loaded into the register, the greater the amplitude driv en out. this feature is enabled when the control bit 3 - cpl of the custom tx pulse enable register - address 11h of page 2 is set high. table 100 - custom pulse word 3 (page 2, address 1eh) (e1)
mt9074 data sheet 105 zarlink semiconductor inc. master status 1 (page03h) (e1) bit name functional description 7rsv reserved. must be kept at 0 for normal operation. 6-0 cp6-0 custom pulse. these bits provide the c apability for programming the magnitude setting for the ttip/tring line driver a/d converter during the fourth phase of a mark. the greater the binary number loaded into the register, the greater the am plitude driven out. this feature is enabled when the control bit 3 - cpl of the custom tx pulse enable register - address 11h of page 2 is set high. table 101 - custom pulse word 4 (page 2, address 1fh) (e1) address (a 4 a 3 a 2 a 1 a 0 ) register function 10h (table 103) synchronization status word sync , mfsync , crcsyn , reb1, reb2, crcrf, red, crciwk 11h (table 104) alarm status word 1 crcs1, crcs2, rfail, loss, ais16s, aiss, rais, rcrs 12h (table 105) timer status word 1sec, 2sec, 400t, 8t, caln, klve, t1,t2 13h (table 106) most significant phase stat us word rslip, rslpd, rxfrm, auxp, cefs 14h (table 107) least significant phase status word rxts4-0, rxbc2-0 15h (table 108) receive frame alignment signal riu0 &rfa2-8 16h (table 109) receive signal status word eqstat4-0, llos 17h (table 110) jitter attenuator status word jacs, jacf, jae, jaf4, jafc, jae4, jaf 18h (table 111) receive non-frame alignment signal riu1, rnfab, ralm, &rnu4-8 19h (table 112) receive multiframe alignment signal rmai1-4, x1, y, x2, & x3 1ah unused 1bh (table 113) alarm status word 2 rais, aiss, ais16s, loss, auxps, mfalms, slips 1ch-1eh unused 1fh (table 114) identificati on register set to 10101111 table 102 - master status 1 (page 3) (e1)
mt9074 data sheet 106 zarlink semiconductor inc. bit name functional description 7 sync receive basic frame alignment . sync indicates the basic frame alignment status (1 - loss; 0 - acquired). 6 mfsync receive multiframe alignment . mfsync indicates the multiframe alignment status (1 - loss; 0 -acquired). 5 crcsyn receive crc-4 synchronization . crcsyn indicates the crc-4 multiframe alignment status (1 - loss; 0 - acquired). 4 reb1 receive e-bit one status . reb1 indicates the status of the received e1 bit of the last multiframe. 3 reb2 receive e-bit two status . reb2 indicates the status of the received e2 bit of the last multiframe. 2 crcrf crc-4 reframe. a one indicates that the receive crc-4 multiframe synchronization could not be found within the time out period of 8 msec. after detecting basic frame synchronizat ion. this will force a reframe when the maintenance option is selected a nd automatic crc-4 interworking is de-selected. 1red red alarm . red goes high when basic frame alignment has been lost for at least 100 msec. this bit will be low when basic frame alignment is acquired (i.431). 0 crciwk crc-4 interworking . crciwk indicates the crc-4 interworking status (1 - crc-to-crc; 0 - crc-to-non-crc). table 103 - synchronization status word (page 3, address 10h) (e1) bit name functional description 7 crcs1 receive crc error status one . if one, the evaluation of the last received submultiframe 1 resulted in an error. if zero, the last submultiframe 1 was error free. u pdated on a submultiframe 1 basis. 6 crcs2 receive crc error status two . if one, the evaluation of the last received submultiframe 2 resulted in an error. if zero, the last submultiframe 2 was error free. u pdated on a submultiframe 2 basis. 5 rfail remote crc-4 multiframe generator/detector failure . if one, then each of the previous five seconds have an e-bit error count of greater than 989, and for this same period the receive rai bit was zero (no remote alarm), and for the same period the sync bit was equal to zero (basic frame alignment has been main tained). if zero, indicates normal operation. table 104 - alarm status word 1 (page 3, address 11h) (continued) (e1)
mt9074 data sheet 107 zarlink semiconductor inc. 4 loss loss of signal status . if one, indicates the presence of a loss of signal condition. if zero, indicates normal o peration. a loss of signal condition occurs when 192 consecutive bit periods are zero. a loss of signal condition terminates when an average ones density of at least 12.5% has been received over a period of 192 contiguous pulse positions starting with a pulse. 3 ais16s alarm indication signal 16 status . if one, indicates an all ones alarm is being received in channel 16. if zero, normal operation. updated on a frame basis. 2 aiss alarm indication status signal . if one, indicates that a valid ais or all ones signal is being received. if zero, indicates that a valid ais signal is not being received. the criteria for ais detection is determined by the control bit asel. 1 rais remote alarm indication status . if one, there is currently a remote alarm condition (i.e., received a bi t is one). if zero, normal operation. updated on a non-frame alignment frame basis. 0 rcrs rai and continuous crc error status . if one, there is currently an rai and continuous crc error condition. if zero, normal operation. updated on a multiframe basis. bit name functional description table 104 - alarm status word 1 (page 3, address 11h) (continued) (e1)
mt9074 data sheet 108 zarlink semiconductor inc. bit name functional description 7 1sec one second timer status . this bit changes state once every 0.5 second and is synchronous with the 2sec timer. 6 2sec two second timer status . this bit changes state once every second and is synchronous with the 1sec timer. 5 400t 400 msec. timer status . this bit changes state when the 400 msec. crc-4 multiframe alignment timer expires. 4 -- unused. 3 caln crc-4 alignment. this bit changes state ev ery msec. when crc-4 multiframe alignment has been achieved state changes of this bit are synchronous with the receive crc-4 synchronization signal. 2 klve keep alive. this bit is high when the ais status bit has been high for at least 100msec. this bit will be low when ais goes low (i.431). 1 t1 timer one . this bit will be high upon loss of terminal frame synchronization persisting for 100 msec. this bit shall be low when t2 becomes high. refer to i.431 section 5.9.2.2.3. 0 t2 timer two. this bit will be high when th e mt9074 acquires terminal frame synchronization persisting for 10 msec. this bit shall be low when non-normal operational frames are receiv ed. i.431 section 5.9.2.2.3. table 105 - timer status word (page 3, address 12h) (e1)
mt9074 data sheet 109 zarlink semiconductor inc. bit name functional description 7 rslip receive slip . a change of state (i.e., 1-to-0 or 0-to-1) indicates that a receive controlled frame slip has occurred. 6 rslpd receive slip direction . if one, indicates that th e last received frame slip resulted in a repeated frame, i.e., system clock is faster than network clock. if zero, indicates that the last received frame slip resulted in a lost frame, i.e., system clock is slower than network clock. updated on an rslip occurrence basis. 5 rxfrm receive frame delay. the most significant bit of the receive slip buffer phase status word. if zero, the dela y through the receive elastic buffer is greater than one frame in length; if one, the delay through the receive elastic buffer is less than one frame in length. 4 auxp auxiliary pattern . this bit will go high when a continuous 101010... bit stream (auxiliary pattern) is received on the pcm30 link for a period of at least 512 bits. if zero, auxiliary pattern is not being received. this pattern will be decoded in the presence of a bit error rate of as much as 10-3. 3 cefs consecutively errored frame alignment signal. this bit goes high when the last two frame alignment signals were received in error. this bit will be low when at least one of the last tw o frame alignment si gnals is without error. 2-0 - - - unused . table 106 - most significant phase status word (page 3, address 13h) (e1) bit name functional description 7 - 3 rxts4 - 0 receive time slot . a five bit counter that indi cates the number of time slots between the receive elastic buffer inte rnal write frame boundary and the st-bus read frame boundary. th e count is updated every 250 us. 2 - 0 rxbc2 - 0 receive bit count . a three bit counter that in dicates the number of stbus bit times there are between the receive elastic buffer internal write frame boundary and the st-bus read frame boundary. the count is updated every 250 us. table 107 - least significant phase status word (page 3, address 14h) (e1)
mt9074 data sheet 110 zarlink semiconductor inc. bit name functional description 7riu0 receive international use zero . this is the bit which is received on the pcm30 2048 kbit/sec. link in bit position one of the frame alignment signal. it is used for the crc-4 remainder or for international use. 6-0 rfa2-8 receive frame alignment signal bits 2 to 8 . these bit are received on the pcm30 2048 kbit/sec. link in bit positions two to eight of frame alignment signal. these bits form the frame a lignment signal and should be 0011011. table 108 - receive frame alignment signal (page 3, address 15h) (e1) bit name functional description 7 - 3 pd4 - pd0 peak detector voltage levels. these five bits indicate the level of the received signal ami pulses. pd4 pd3 pd2 pd1 pd0 line attenuation 0 0 0 0 1 less than 4 db 00010 3-8db 00100 8-14db 01000 14-20db 1 0 0 0 0 more than 20 db 2 llos liu loss of signal indication . this bit will be high if the received signal is below the threshold selected by elos (page 2, address 10h) for a period of at least 1 msec. this bit will be low for normal operation. 1-0 - - - unused table 109 - receive signal status word (page 3, address 16h) (e1)
mt9074 data sheet 111 zarlink semiconductor inc. bit name functional description 7 jacs jitter attenuated clock slow . if one it indicates that the dejittered clock period is increased by 1/16 ui. if zero the clock is at normal speed. 6 jacf jitter attenuated clock fast . if one it indicates that the dejittered clock period is decreased by 1/ 16 ui. if zero the clock is at normal speed. 5 jae jitter attenuator fifo empty . if one it indicates that the ja fifo is empty. 4 jaf4 jitter attenuat or fifo with 4 full locations . if one it indicates that the ja fifo has at least 4 full locations. 3 jafc jitter attenuat or center full. if one it indicates that the ja fifo is at least half full. 2 jae4 jitter attenuator fifo with 4 empty locations . if one it indicates that the ja fifo has at most 4 empty locations. 1 jaf jitter attenuator fifo full . if one it indicates that the ja fifo is full. 0 - - - unused . table 110 - itter attenuator status word (page 3, address 17h) (e1) bit name functional description 7 riu1 receive international use 1. this bit is received on the pcm30 2048 kbit/sec. link in bit position one of the non-frame alignment signal. it is used for crc-4 multiframe alignment or international use. 6 rnfab receive non-frame alignment bit. this bit is received on the pcm30 2048 kbit/sec. link in bit position two of the non-frame alignment signal. this bit should be one in order to differ entiate between frame alignment frames and non-frame alignment frames. 5 ralm receive alarm . this bit is received on the pcm30 2048 kbit/sec. link in bit position three (the a bit) of the non-fr ame alignment signal. it is used as a remote alarm indication (rai) from the far end of the pcm30 link (1 - alarm, 0 - normal). 4-0 rnu4-8 receive national use four to eight . these bits are received on the pcm30 2048 kbit/sec. link in bit positions four to eight (the sa bits) of the non-frame alignment signal. table 111 - receive non-frame alignment signal (page 3, address 18h) (e1)
mt9074 data sheet 112 zarlink semiconductor inc. bit name functional description 7-4 rmai1-4 receive multiframe alignment bits one to four . these bits are received on the pcm30 2048 kbit/sec. link in bit positions one to four of time slot 16 of frame zero of ever y signaling multiframe. these bit should be 0000 for proper signaling multiframe alignment. 3 x1 receive spare bit x1 . this bit is received on the pcm30 2048 kbit/sec. link in bit position five of time sl ot 16 of frame zero of every signaling multiframe. 2 y receive y-bit. this bit is received on the pcm30 2048 kbit/sec. link in bit position six of time slot 16 of fram e zero of every signaling multiframe. the y bit may indicate loss of multiframe alignment at the remote end (1 -loss of multiframe alignment; 0 - multiframe alignment acquired). 1-0 x2, x3 receive spare bits x2 and x3. these bits are received on the pcm30 2048 kbit/sec. link in bit positions seven and eight respectively, of time slot 16 of frame zero of every signaling multiframe. table 112 - receive multiframe alignment signal (page 3, address 19h) (e1) bit name functional description 7 rais remote alarm indication status . if one, there is currently a remote alarm condition (i.e., received a bi t is one). if zero, normal operation. updated on a non-frame alignment frame basis. 6 aiss alarm indication status signal . if one, indicates that a valid ais or all ones signal is being received. if zero, indicates that a valid ais signal is not being received. the criteria for ais detection is determined by the control bit asel. 5 ais16s alarm indication signal 16 status . if one, indicates an all ones alarm is being received in channel 16. if zero, normal operation. updated on a frame basis. 4 loss loss of signal status . if one, indicates the presence of a loss of signal condition. if zero, indicates normal operation. a loss of signal condition occurs when 192 consecutive bit periods are zero. a loss of signal condition terminates when an average ones density of at least 12.5% has been received over a period of 192 contiguous pulse positions starting with a pulse. 3 auxps auxiliary pattern status . this bit goes high when a continuous 101010... bit stream (auxiliary pattern) is received on the pcm30 link for a period of at least 512 bits. if zero, auxiliary pattern is not being received. this pattern will be decoded in the presence of a bit error rate of as much as 10-3. table 113 - alarm status word 2 (page 3, address 1bh) (e1)
mt9074 data sheet 113 zarlink semiconductor inc. 2 mfalms multiframe alarm status . this bit goes high in the event of receipt of a multiframe alarm. it goes low when the received multiframe alarm bit goes low. 1 rslips receive slip status . a change of state (i.e., 1-to-0 or 0-to-1) indicates that a receive controlled frame slip has occurred. 0 - - - unused . bit name functional description 7-0 id7-0 id number. contains device code 10101111 table 114 - identification word (page 3, address 1fh) (e1) bit name functional description table 113 - alarm status word 2 (page 3, address 1bh) (e1)
mt9074 data sheet 114 zarlink semiconductor inc. master status 2 (page-4) master status 2 (page 04h) (e1) address (a 4 a 3 a 2 a 1 a 0 ) register function 10h (table 116) prbs error counter ps7-0 11h (table 117) crc multiframe counter for prbs psm7-0 12h (table 118) alarm reporting latch rai, ais, ais16, los, auxp, mfalm, rslip 13h (table 119) framing bit counter efas7-0 14h (table 120) e-bit error counter ebt ec9-ec8 15h (table 121) e-bit error counter ebt ec7-ec0 16h (table 122) most significant bipolar violation error counter bpv15 - bpv8 17h (table 123) least significan t bipolar violation error counter bpv7 - bpv0 18h (table 124) crc- 4 error counter cet cc9-cc8 19h (table 125) crc- 4 error counter cet cc7 - cc0 1ah unused. 1bh (table 126) interrupt word zero tfsyni, mfsyni, aisi, losi, cef,y, rxslpi 1ch (table 127) interrupt word one raii,auxpi,prbserri,bpvi,ais16i,ebiti, crcerri, ferri 1dh (table 128) interrupt word two ferro,crco,febeo,bpvo,prbso,prbs mfo 1eh (table 129 interrupt word three hdlc0i,hdlc1i,jaii,1seci,5seci,rcri,sigi 1fh (table 130) overflow reporting lat ch ferrol,crcol,febeol,bpvol, prbsol, prbsmfofol table 115 - master status 2 (page 4) (e1) bit name functional description 7 - 0 ps7-0 this counter is incremented for each prbs error detected on any of the receive channels connected to the prbs error detector. table 116 - prbs error counter (page 4, address 10h) (e1)
mt9074 data sheet 115 zarlink semiconductor inc. bit name functional description 7 - 0 psm7-0 this counter is incremented for each received crc multiframe. it is cleared when the prbs error counter is written to. table 117 - crc multiframe counter for prbs (page 4, address 11h) (e1) bit name functional description 7 rai remote alarm indication . this bit is set to one in the event of receipt of a remote alarm, i.e. a(rai) = 1. it is cleared when the register is read. 6 ais alarm indication signal. this bit is set to one in the event of receipt of an all ones alarm. it is clea red when the register is read. 5 ais16 ais time slot 16 alarm . this bit is set to one in the event of receipt of an all ones alarm in the time slot 16. it is cleared when the register is read. 4 los loss of signal . this bit is set to one in the event of digital loss of received signal. it is clear ed when the register is read. 3 auxp auxiliary alarm. this bit is set to one in the event of receipt of the auxiliary alarm pattern. it is cleared when t he register is read. 2 mfalm multiframe alarm . this bit is set to one in the event of receipt of a multiframe alarm. it is cleared when the register is read. 1 rslip received slip . this bit is set to one in the event of receive elastic buffer slip. it is cleared wh en the register is read. 0 - - - unused . table 118 - alarm reporting latch (page 4, address 12h) (e1) bit name functional description 7 - 0 efas7 - 0 errored fas counter . an 8 bit counter that is incremented once for every receive frame alignment signal that contains one or more errors. table 119 - errored frame alignment signal counter (page 4, address 13h) (e1)
mt9074 data sheet 116 zarlink semiconductor inc. bit name functional description 7-2 - - - unused 1-0 ec9-8 e bit error counter. the most significant 2 bits of the e bit error counter. table 120 - e-bit error counter (page 4, address 14h) (e1) bit name functional description 7 - 0 ec7-0 e bit error counter. the least significant 8 bi ts of the e-bit error counter. table 121 - e-bit error counter (page 4, address 15h) (e1) bit name functional description 7 - 0 bpv15 - 8 most significant bits of the bpv counter. the most significant eight bits of a 16 bit counter that is incr emented once for every bipolar violation error received. table 122 - most significant bits of the bpv counter (page 4, address 16h) (e1) bit name functional description 7 - 0 bpv7 - 0 least significant bits of the bpv counter . the least significant eight bits of a 16 bit counter that is incremented once for every bipolar violation error received. table 123 - least significant bits of the bpv counter (page 4, address 17h) (e1) bit name functional description 7-2 - - - unused 1-0 cc9 - 8 crc-4 error counter these are the most signifi cant eight bits of the crc-64error counter. table 124 - crc-4 error counter cet (page 4, address 18h) (e1)
mt9074 data sheet 117 zarlink semiconductor inc. bit name functional description 7 - 0 cc7 - 0 crc-4 error counter. these are the least significant eight bits of the crc-4 error counter. table 125 - crc-4 error counter cet (page 4, address 19h) (e1) bit name functional description 7 tfsyni terminal frame synchronization interrupt . when unmasked this interrupt bit goes high whenever a change of state of terminal frame synchronization condition exists. reading this register clears this bit. 6mfsyni multiframe synchronization interrupt . when unmasked this interrupt bit goes high whenever a change of state of multiframe synchronization condition exists. reading this register clears this bit. 5 crcsyni crc-4 synchronization interrupt. when unmasked this interrupt bit goes high whenever change of st ate of crc-4 synchronization condition exists. reading this register clears this bit. 4aisi alarm indication signal interrupt . when unmasked this interrupt bit goes high whenever a change of state of received all ones condition exists. reading this r egister clears this bit. 3losi loss of signal interrupt . when unmasked this interrupt bit goes high whenever a loss of signal (either analog - received signal 20 or 40 db below nominal or digital - 192 cons ecutive 0?s received) condition exists. 2cefi consecutively errored frame alignment interrupt . when unmasked this interrupt bit goes high whenever the error in last two frame alignment signals occurs. read ing this register clears this bit. 1yi receive y-bit interrupt . when unmasked this interrupt goes high whenever a change of status loss of multiframe alignment occurs. reading this regist er clears this bit. 0rxslpi receive slip interrupt . when unmasked this interrupt bit goes high whenever a controlled frame slip oc curs in the receive elastic buffer. reading this regist er clears this bit. table 126 - interrupt word zero (page 4, address 1bh) (e1)
mt9074 data sheet 118 zarlink semiconductor inc. bit name functional description 7 ferri errored framing alignment signal interrupt. when unmasked this interrupt bit goes high whenever an erroneous bit in frame alignment signal is detected (provid ed the circuit is in terminal frame sync). reading this register clears this bit. 6 crcerri crc-4 error interrupt . when unmasked this interrupt bit goes high whenever a local crc-4 error occurs . reading this register clears this bit. 5ebiti receive e-bit error interrupt . when unmasked this interrupt bit goes high upon detection of a wro ng e-bit in multiframe. reading this register clears this bit. 4ais16i alarm indication signal interrupt . when unmasked this interrupt bit goes high whenever all ones in time slot 16 occur.reading this register clears this bit. 3bpvi bipolar violation interrupt . when unmasked this interrupt bit goes high whenever a bipolar violat ion (excluding hdb3 encoding) is encountered. reading this register clears this bit. 2 prbserri pseudo random bit sequence error interrupt . when unmasked this interrupt bit goes high upon detection of an error with a channel selected for prbs testing. reading this register clears this bit. 1auxpi auxiliary pattern alarm interrupt . when unmasked this interrupt bit goes high whenever a sequence of 512 bit consecutive 101010. occur. reading this register clears this bit. 0raii remote alarm indication interrupt. when unmasked this interrupt bit goes high whenever the bit 3 of non-frame alignment signal is high. reading this register clears this bit. table 127 - interrupt word one (page 4, address 1ch) (e1)
mt9074 data sheet 119 zarlink semiconductor inc. bit name functional description 7 ferro errored framing alignment signal counter overflow interrupt . when unmasked this interrupt bit goes high whenever the errored frame alignment signal counter changes from ffh to 00h. reading this register clears this bit. 6 crco crc error counter o verflow interrupt . when unmasked this interrupt bit goes high whenever the crc error counter changes from ffh to 00h. reading this register clears this bit. 5 febeo e-bit counter overflow interrupt . when unmasked this interrupt bit goes high whenever the e-bit counter changes from ffh to 00h. reading this register clears this bit. 4 - - - unused 3 bpvo bipolar violation counter overflow interrupt. when unmasked this interrupt bit goes high whenev er the bipolar vi olation counter changes from ffh to 00h. readi ng this register clears this bit. 2 prbso pseudo random bit sequence error counter overflow interrupt . when unmasked this interrupt bit goes high whenever the prbs error counter changes from ffh to 00h. reading this register clears this bit. 1 prbsmfo pseudo random bit sequence multiframe counter overflow interrupt. when unmasked this interrupt bit goes high whenever the multiframe counter attached to the prbs error counter overflows. ffh to 00h. 1 - unmasked, 0 - masked. 0- - - unused table 128 - interrupt word two (page 4, address 1dh) (e1)
mt9074 data sheet 120 zarlink semiconductor inc. bit name functional description 7- - -unused 6 hdlc0i hdlc0 interrupt. whenever an unmasked hdlc0 interrupt occurs. this bit goes high. reading th is register clears this bit. 5 hdlc1i hdlc1 interrupt. whenever an unmasked hdlc1 interrupt occurs. this bit goes high. reading this register clears this bit. 4jai jitter attenuator error interrupt . whenever an unmasked jai interrupt occurs. if jitter attenuator fifo comes within four bytes of an overflow or underflow, this bit goes high. readi ng this register clears this bit. 3 1seci one second status interrupt. when unmasked this interrupt bit goes high whenever the 1sec status bit (page 3 address 12h bit 7) goes from low to high. reading this register clears this bit. 2 5seci five second status interrupt . when unmasked this interrupt bit goes high whenever the 5 sec status bit goes from low to high. reading this register clears this bit. 1rcri rcri interrupt. whenever an unmasked rcri interrupt occurs. if remote alarm and crc error occur this bit goes high. reading this register clears this bit. 0sigi signaling interrupt . when unmasked this interrupt bit goes high whenever a change of state (optionally debounced - see dben in the data link, signaling control word) is detected in the signaling bits (ab or abcd) pattern. reading this register clears this bit. table 129 - interrupt word three (page 4, address 1eh) (e1)
mt9074 data sheet 121 zarlink semiconductor inc. per channel transmit signaling (pages 5 and 6) (e1) page 05h, addresses 10000 to 1 1111, and p age 06h addresses 10000 to 10111 contain the transmit signaling control words for channel associated signaling (cas) ch annels 2 to 16 and 18 to 32 respectively. table 132 illustrates the mapping between the addresses of these pages and the cas channel numbers. control of these bits for any one channel is through the processor or controller po rt when the per time slot control bit rpsig bit is high. table 133 describes bit allocation within each of these registers. bit name functional description 7ferrol errored frame alignment signal counter overflow latch . this bit is set when the errored frame alignment signal counter ov erflows. it is cleared after being read. 6 crcol crc error counter overflow latch . this bit is set when the crc error counter overflows. it is cleared after being read. 5 febeol e bit counter overflow latch. this bit is set when e bit counter overflows. it is cleared after being read. 4 - - - 3 bpvol bipolar violation counter overflow latch . this bit is set when the bipolar violation counter overflows. it is cleared after being read. 2prbsol pseudo random bit sequence error counter overflow latch . this bit is set when the prbs error counter overflows. it is cleared after being read. 1 prbsmfofol pseudo random bit sequence multiframe counter overflow latch. this bit is set when the multiframe counter attached to the prbs error counter overflows. it is cleared after being read 0- - - unused. table 130 - overflow reporting latch (page 4, address 1fh) (e1) page 5 address: 0123456789101112131415 equivalent cas channel 12345678910111213141516 page 6 address: 0123456789101112131415 equivalent cas channel 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 table 131 - page 5, 6 address mapping to cas signaling channels (e1)
mt9074 data sheet 122 zarlink semiconductor inc. serial per channel transmit signaling c ontrol through csti is selected when rpsig bit is zero. table 132 describes the function of csti time slots 1 to 30. if msn bit is high, csti time slots 17 to 31 are selected. if msn bit is low, csti time slots 1 to 15 are selected. per time slot control words(pages 7 and 8) (e1) the control functions described by table 135 are re peated for each pcm-30 channel. page 07h addresses 10h to 1fh correspond to time slots 0 to 15, while page 08h addresses 10h to 1fh correspond to time slots 16 to 31.table 136 illustrates the mapping between the addr esses of these pages and the cept channel numbers. bit name functional description 7 - 4 - - - unused . 3 - 0 a(n) b(n) c(n) d(n) transmit signaling bits for channel n. these bits are transmitted on the pcm30 2048 kbit/sec. link in bit positions one to four of time slot 16 in frame n (when n = 1 to 15), and are the a, b, c, d signaling bits associ ated with channel n. table 132 - transmit channel associated signaling (e1) (pages 5,6) bit name functional description 7 - 4 a(n), b(n), c(n), d(n) transmit signaling bits for channel n . these bits are transmitted on the pcm30 2048 kbit/sec. link in bit positions one to four of time slot 16 in frame n (where n = 1 to 15), and are the a, b, c, d signaling bits associated with channel n. 3 - 0 a(n), b(n), c(n), d(n) transmit signaling bits for channel n . these bits are transmitted on the pcm30 2048 kbit/sec. link in bit positions one to four of time slot 16 in frame n (where n = 1 to 15), and are the a, b, c, d signaling bits associated with channel n. table 133 - e1 / transmit channels usage - csti note: this table illustrates bit mapping on the serial input stream - it does not refer to an internal register. page 8h address: 0123456789101112131415 equivalent pcm30 timeslots 0123456789101112131415 page 9h address: 0123456789101112131415 equivalent pcm30 timeslots 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 table 134 - mapping to cept channels(page 8h and 9h) (e1)
mt9074 data sheet 123 zarlink semiconductor inc. per channel receive signaling (pages 9 and 0ah) (e1) page 09h, addresses 10001 to 11111, and page 1ah addresses 10001 to 11111 contain the receive signaling control words for cas channels 2 to 16 and 18 to 32. table 137 illustrates the mapping between the addresses of these pages and the cas channel number s. table 138 describes bit allocati on within each of these registers. bit name functional description 7txmsg transmit message mode. if high, the data from the corresponding address location of tx message mode buffer is transmitted in the corresponding pcm30 time slot. if zero, the data on dsti is transmitted on the corresponding pcm30 time slot. 6adi alternate digit inversion. if one, the corresponding tr ansmit time slot data on dsti has every second bit inverted. if zero , this bit has no effect on channel data. 5rtsl remote time slot loopback. if one, the corresponding pcm30 receive time slot is looped to the corresponding pcm30 transmit time slot. this received time slot will also be present on dsto. if zero, the loopback is disabled. 4ltsl local time slot loopback. if one, the corresponding tr ansmit time slot is looped to the corresponding receive time slot. this transmit time slot will also be present on the transmit pcm30 stream. if zero, this loopback is disabled. 3ttst transmit test. if one, a test signal, either digita l milliwatt (when control bit adseq is one) or prbs (2 15 -1) (adseq is zero), will be transmitted in the corresponding pcm30 time slot. more than one time slot may be activated at once. if zero, the test signal will not be connected to the corresponding time slot. 2rtst receive test. if one, the corres ponding dsto time slot w ill be used for testing. if control bit adseq is one, a digital milliwat t signal will be transmitted into the dsto channel. if adseq is zero, the receive channel will be connected to the prbs (2 15 - 1) detector 1 rpsig serial signaling enable. if one, the transmit cas signaling will be controlled by programming page 05h. if zero, the tran smit cas signaling will be controlled through the csti stream. 0- - - unused. table 135 - per time slot control words (pages 7 and 8) (e1) page 9 address: 0123456789101112131415 equivalent pcm30 timeslots 0123456789101112131415 page a address: 0123456789101112131415 equivalent pcm30 timeslots 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 table 136 - page 9, a address mapping to cas channels (e1)
mt9074 data sheet 124 zarlink semiconductor inc. serial per channel receive signaling status bits appear on st-bus stream csto. table 136 describes the bit allocation within each of the 30 active st-bus time sl ot of csto. depending on the st ate of msn bit (page 1, 14h) either lower or higher signaling nibble is used. bit name functional description 7 - 4 - - - unused. 3 - 0 a(n) b(n) c(n) d(n) receive signaling bits for channel n. these bits are received on the pcm30 2048 kbit/sec. link in bit positions one to four of time slot 16 in frame n (where n = 1 to 30) and are the a, b, c, d signal ing bits associated with channel n. table 137 - receive channel associated signaling (pages 9 and a) (e1) bit name functional description 7 - 4 a(n), b(n), c(n), d(n) transmit signaling bits for channel n . these bits are transmitted on the pcm30 2048 kbit/sec. link in bit positions one to four of time slot 16 in frame n (where n = 1 to 15), and are the a, b, c, d signaling bits associated with channel n. 3 - 0 a(n), b(n), c(n), d(n) transmit signaling bits for channel n . these bits are transmitted on the pcm30 2048 kbit/sec. link in bit positions one to four of time slot 16 in frame n (where n = 1 to 15), and are the a, b, c, d signaling bits associated with channel n. table 138 - receive cas channels (csto) (e1)
mt9074 data sheet 125 zarlink semiconductor inc. hdlc control and status (page b for hdlc0 and page c for hdlc1) address register function control (write/verify) status (read) 10h(table 140) address recognition 1 --- adr16-10,a1en 11h(table 141) address recognition 2 --- adr26-20, a2en 12h (table 142/143) tx fifo rx fifo bit7-0 13h(table 144) hdlc control 1 --- adrec, rxen, txen, eop, fa, mark-idle,tr, frun 14h(table 145) --- hdlc status intgen, idle-chan, rq9, rq8, txstat2, txstat1, rxstat2, rxstat1 15h(table 146) hdlc control 2 --- intsel, cycle, txcrci, seven,rxfrst, txfrst 16h(table 147) interrupt mask --- gaim, rxeopim, txeopim, rxfeim, txflim, fa:txunderim, rxffim, rxovfim 17h(table 148) --- interrupt status (*) ga, rxeop, txeop, rxfe, txfl, fa:txunder, rxff, rxovf 18h(table 149) --- rx crc msb crc15-crc8 19h(table 150) --- rx crc lsb crc7-crc0 1ah(table 151) tx byte count --- txcnt7-0 1bh(table 152) test control --- hrst, rtloop, crctst, ftst, artst, hloop 1ch(table 153) --- test status rxclk, txclk, vcrc, vaddr 1dh(table 154) hdlc control 3 --- rsv, rfd2-0,rsv, tfd2-0 1eh(table 155) hdlc control 4 --- rsv, rffs2-0, rsv, tfls2-0 table 139 - hdlc 0 & 1 control and status (page b & c)
mt9074 data sheet 126 zarlink semiconductor inc. bit name functional description 7 - 2 adr16-11 address 16 - 11. a six bit address used for comparison with the first byte of the received address. adr16 is msb. 1 adr10 address 10. this bit is used in address comparison if a seven bit address is being checked for (control bit four of control register 2 is set). 0 a1en first address comparison enable. when this bit is high, the above six (or seven) bit address is used in the comparison of the first address byte. if address recognition is enabled, any packet failing the address comparison will not be stored in the rx fifo. a1en must be high for all-call (1111111) address recognition for single byte address. when this bit is low, this bit mask is ignored in address comparison table 140 - hdlc address recognition register 1 (page b & c, address 10h) bit name functional description 7 - 1 adr26-20 address 26 - 20. a seven bit address used for comparison with the second byte of the received address. adr26 is msb. this mask is ignored (as well as first byte mask) if all call address (1111111) is received. 0 a2en second address comparison enable. when this bit is set high, the above seven bit address is used in the comparison of the second address byte. if address recognition is enabled, any packet failing the address comparison will not be stored in the rx fifo. a2en must be high for all-call address recognition. when this bit is low, this bit mask is ignored in address comparison table 141 - hdlc address recognition register2 (page b & c, address 11h) bit name functional description 7 - 0 bit7-0 this eight bit word is tagged with the two status bits from the control register 1 (eop and fa), and the resu lting 10 bit word is written to the tx fifo. the fifo status is not changed immediately after a write or read occurs. it is updated after the data has settled and the transfer to the last available pos ition has finished. table 142 - tx fifo write register (page b & c, address 12h)
mt9074 data sheet 127 zarlink semiconductor inc. bit name functional description 7 - 0 bit7-0 this is the received data byte read from the rx fifo. the status bits of this byte can be read from the status register. the fifo status is not changed immediately when a write or read occurs. it is updated after the data has settled and the transfer to th e last available position has finished. table 143 - rx fifo read register (page b & c, address 12h) bit name functional description 7 adrec when high this bit will enable address recognition. this forces the receiver to recognize only those packets having the unique address as programmed in the receive address recognition registers or if the address is an all call address. 6 rxen when low this bit will disable the hdlc receiver. the receiver will disable after the rest of the packet presently being received is finished. the receiver internal clock is disabled. when high the receiver will be immediately enabled and will begin searching for flags, go-aheads etc. 5 txen when low this bit will disable the hdlc transmitter. the transmitter will disable after the completion of the pac ket presently being transmitted. the transmitter internal clock is disabled. when high the transmitter will be immediately enabled and will begin transmitting data, if any, or go to a mark idle or interframe time fill state. 4 eop forms a tag on the next byte written the tx fifo, and when set will indicate an end of packet byte to th e transmitter, which will transmit an fcs following this byte. this facilitates loading of multiple packets into tx fifo. reset automatically after a write to the tx fifo occurs. 3 fa forms a tag on the next byte written to the tx fifo, and when set will indicate to the transmitter that it sh ould abort the packet in which that byte is being transmitted. reset automatica lly after a write to the tx fifo. 2 mark-idle when low, the transmitter will be in an idle state. when high it is in an interframe time fill state. these two states will only occur when the tx fifo is empty. 1 tr when high this bit will enable tran sparent mode. this will perform the parallel to serial conv ersion without inserting or deleting zeros. no crc bytes are sent or monitored nor are fl ags or aborts. a falling edge of txen for transmit and a falling edge of rxen fo r receive is necessary to initialize transparent mode. this will also sync hronize the data to the transmit and receive channel structure. also, th e transmitter must be enabled through control register 1 before transparent mode is entered. 0 frun when high the hdlc tx and rx are continuously enabled providing the rxen and txen bits are set . table 144 - hdlc control register 1 (page b & c, address 13h)
mt9074 data sheet 128 zarlink semiconductor inc. bit name functional description 7 intgen interrupt generated. set to 1 when an interrupt (in conjunction with the interrupt mask register) has been generated by the hdlc. this is an asynchronous event. it is reset when the interrupt register is read. 6 idle chan idle channel. set to a 1 when an idle channel state (15 or more ones) has been detected at the receiver. this is an asynchronous event. on power reset, this may be 1 if the clock (rxc) was not operating. status becomes valid after the first 15 bits or the first zero is received. 5 - 4 rq9, rq8 byte status bits from rx fifo. thes e bits determine the status of the byte to be read from rx fifo as follows: rq9 rq8 byte status 0 0 packet byte 0 1 first byte 1 0 last byte of a good packet. 1 1 last byte of a bad packet. 3 - 2 txstat2-1 these bits determine the status of the tx fifo as follows: txstat2 txstat1 tx fifo status 0 0 tx fifo full up to the selected status level or more. 0 1 the number of bytes in the tx fifo has reached or exceeded the selected interrupt threshold level. 1 0 tx fifo empty. 1 1 the number of bytes in the tx fifo is less than the selected interrupt threshold level. 1 - 0 rxstat2 - 1 these bits determine the status of the rx fifo as follows: rxstat2 rxstat1 rx fifo status 0 0 rx fifo empty 0 1 the number of bytes in the rx fifo is less than the interrupt threshold level. 1 0 rx fifo full. 1 1 the number of bytes in the rx fifo has reached or exceeded the interrupt threshold level. table 145 - hdlc status register (page b & c address 14h)
mt9074 data sheet 129 zarlink semiconductor inc. bit name functional description 7intsel interrupt selection. when high, this bit will cause bit 2 of the interrupt register to reflect a tx fifo underrun (txunder). when low, this interrupt will reflect a frame abort (fa). 6cycle cycle. when high, this bit will cause the transmit byte count to cycle through the value loaded into the transmit byte count register. 5 txcrci transmit crc inhibited. when high, this bit will inhibit transmission of the crc. that is, the transmitter will no t insert the computed crc onto the bit stream after seeing the eop tag byte. this is used in v.120 terminal adaptation for synchronous prot ocol sensitive ui frames. 4 seven seven bit address recognition. when high, this bit will enable seven bits of address recognition in the first address byte. the received address byte must have bit 0 equal to 1 which indi cates a single address byte is being received. 3rsv reserved , must be zero for normal operation. 2rsv reserved , must be zero for normal operation. 1rxfrst rx fifo reset. when high, the rx fifo will be reset. this causes the receiver to be disabled until the next re ception of a flag. the status register will identify the fifo as being empty. ho wever, the actual bit values in the rx fifo will not be reset. 0txfrst tx fifo reset. when high, the tx fifo will be reset. the status register will identify the fifo as being empty. this bit will be reset when data is written to the tx fifo. however, the actual bit values of data in the tx fifo will not be reset. it is cleared by the next write to the tx fifo. table 146 - hdlc control register 2 (page b & c, address 15h) bit name functional description 7-0 gaim rxeopim txeopim rxfeim txflim fa:txunderim rxffim rxovfim this register is used with the interr upt register to mask out the interrupts that are not required by the micropro cessor. interrupts that are masked out will not drive the pin irq low; however, they will set the appropriate bit in the interrupt register. an interrupt is dis abled when the microprocessor writes a 0 to a bit in this register. this register is cleared on power reset. table 147 - hdlc interrupt mask register (page b & c, address 16h)
mt9074 data sheet 130 zarlink semiconductor inc. bit name functional description 7ga go ahead. indicates a go-ahead patter n was detected by the hdlc receiver. this bit is reset after a read. 6rxeop end of packet detected. this bit is set when an end of packet (eop) byte was written into the rx fifo by the hdlc receiver. this can be in the form of a flag, an abort sequence or as an invalid packet. this bit is reset after a read. 5txeop transmit end of packet. this bit is set when the transmitter has finished sending the closing flag of a packet or after a packet has been aborted. this bit is reset after read. 4rxfe end of packet read. this bit is set when the byte about to be read from the rx fifo is the last byte of the packet. it is also set if the rx fifo is read and there is no data in it. this bit is reset after a read. 3txfl tx fifo low. this bit is set when the tx fifo is emptied below the selected low threshold level. this bit is reset after a read. 2 fa: txunder frame abort/tx fifo underrun. when intsel bit of control register 2 is low, this bit (fa) is set when a frame abort is received during pack- et reception. it must be received after a minimum number of bits have been received (26) otherwise it is ignored. when intsel bit of control register 2 is high, this bit is set for a tx fifo underrun indication. if high it indicates that a read by the transmitter was attempted on an empty tx fifo. this bit is reset after a read. 1rxff rx fifo full. this bit is set when the rx fifo is filled above the selected full threshold level. this bit is reset after a read. 0rxovf rx fifo overflow. indicates that the 128 by te rx fifo overflowed (i.e. an attempt to write to a 128 byte full rx fifo). the hdlc will always disable the receiver once the receive overflow has been detected. the receiver will be re- enabled upon detection of the next flag, but will overflow again unless the rx fifo is read. this bit is reset after a read. table 148 - hdlc interrupt status register (page b & c, address 17h) bit name functional description 7-0 crc15-8 the msb byte of the crc received from the transmitter . these bits are as the transmitter sent them; that is, most significant bit first and inverted. this register is updated at the end of each received packet and therefore should be read wh en end of packet is detected. table 149 - receive crc msb register (page b & c, address 18h)
mt9074 data sheet 131 zarlink semiconductor inc. bit name functional description 7-0 crc7-0 the lsb byte of the crc received from the transmitter . these bits are as the transmitter sent them; that is, most significant bit first and inverted. this register is updated at the end of each received packet and therefore should be read when end of packet is detected. table 150 - receive crc lsb register (page b & c, address 19h) bit name functional description 7-0s txcnt7-0 transmit byte count register. the transmit byte count register indicating the length of the packet about to be transmitted. when this register reaches t he count of one, the next wr ite to the tx fifo will be tagged as an end of packet byte. the counter decrements at the end of the write to the tx fifo. if the cycle bi t of control register 2 is set high, the counter will cycle through t he programmed value continuously. table 151 - transmit byte count register (page b & c, address 1ah) bit name functional description 7 hrst hdlc reset. when this bit is set to one, the hdlc will be reset. this is similar to reset being applied, the only difference being that this bit will not be reset. this bit can only be reset by writing a zero twice to this location or applying reset. 6 rtloop rt loopback. when this bit is high, receive to transmit hdlc loopback will be activated. rece ive data, including end of packet indication, but not including flags or crc, will be written to the tx fifo as well as the rx fifo. when the transmitter is enabled, this data will be transmitted as though written by the microprocessor. both good and ba d packets will be looped back. receive to transmit loopback may also be accomplished by reading the rx fifo using the microprocessor and writing these bytes, with appropriate tags, into the tx fifo. 5rsv reserved . must be set to 0 for normal operation. 4rsv reserved . must be set to 0 for normal operation. 3 crctst crc remainder test. this bit allows direct access to the crc comparison register in the receiver through the serial interface. after testing is enabled, serial data is clocked in until the data aligns with the internal comparison (16 rxc clock cycles) and then the clock is stopped. the expected pattern is f0b8 hex. each bit of the crc can be corrupted to allow more efficient testing. table 152 - hdlc test control register (page b & c, address 1bh)
mt9074 data sheet 132 zarlink semiconductor inc. 2ftst fifo test. this bit allows the writing to the rx fifo and reading of the tx fifo through the micr oprocessor to allow more efficient testing of the fifo st atus/interrupt functionality. this is done by making a tx fifo write become a rx fifo write and a rx fifo read become a tx fifo read. in addition, eop/fa and rq8/rq9 are re-defined to be accessible (i .e. rx write causes eop/fa to go to rx fifo input; tx read look s at output of tx fifo through rq8/rq9 bits). 1artst address recognition test. this bit allows direct access to the address recognition registers in the receiver through the serial interface to allow more efficient testing. after address testing is enabled, serial data is clocked in until the data aligns with the internal address comparison (16 rxc clock cycles) and then clock is stopped. 0 hloop tr loopback. when high, transmit to receive hdlc loopback will be activated. the packetized tran smit data will be looped back to the receive input. rxen and txen bits must also be enabled. bit name functional description 7-4 rsv these bits are reserved. 3rxclk receive clock. this bit represents the receiver clock generated after the rxen control bit, but bef ore zero deletion is considered. 2txclk transmit clock. this bit represents th e transmit clock generated after the txen control bit, but before zero insertion is considered. 1 vcrc valid crc. this is the crc recognition status bit for the receiver. data is clocked into the register and then this bit is monitored to see if comparison was successful (bit will be high). 0 vaddr valid address. this is the address recogn ition status bit for the receiver. data is clocked into t he address recognition register and then this bit is monitored to see if comparison was successful (bit will be high). table 153 - hdlc test status register (page b & c, address 1ch) bit name functional description table 152 - hdlc test control register (page b & c, address 1bh)
mt9074 data sheet 133 zarlink semiconductor inc. bit name functional description 7 --- unused. 6-4 rfd2-0 these bits select the rx fifo full status level: rfd2 rfd1 rfd0 full status level 000 16 001 32 010 48 011 64 100 80 101 96 110 112 111 128 3 --- unused. 2-0 tfd2-0 these bits select the tx hdlc fifo full status level: tfd2 tfd1 tfd0 full status level 000 16 001 32 010 48 011 64 100 80 101 96 110 112 111 128 table 154 - hdlc control register 3 (page b & c, address 1dh)
mt9074 data sheet 134 zarlink semiconductor inc. bit name functional description 7 --- unused. 6-4 rffs2-0 these bits select the rxff (rx fifo full) interrupt threshold level: rffs2 rffs1 rffs0 rx fifo full interrupt threshold level. 000 64 001 72 010 80 011 88 100 96 101 104 110 112 111 120 3 --- unused. 2-0 tfls2-0 these bits select the txfl (tx fifo low) interrupt threshold level: tfls2 tfls1 tfls0 tx fifo low interrupt threshold level. 000 8 001 16 010 24 011 32 100 40 101 48 110 56 111 64 table 155 - hdlc control register 4 (page b & c, address 1eh)
mt9074 data sheet 135 zarlink semiconductor inc. * exceeding these values may cause permanent damage. functional operation under these conditions is not implied. ? typical figures are at 25c and are for design aid only: not guaranteed and not subject to production testing. ? characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage. ? typical figures are at 25c and are for design aid only: not guaranteed and not subject to production testing. *50 a for inputs of boundary scan test port: tdi, tms, tclk and trst . absolute maximum ratings* - voltages are with respect to ground (v ss ) unless otherwise stated. parameter symbol min. max. units 1 supply voltage v dd -0.3 7 v 2 voltage at digital inputs v i -0.3 v dd + 0.3 v 3 current at digital inputs i i 30 ma 4 voltage at digital outputs v o -0.3 v dd + 0.3 v 5 current at digital outputs i o 30 ma 6 storage temperature t st -65 150 c recommended operating conditions - voltages are with respect to ground (v ss ) unless otherwise stated. characteristics sym. min. typ. ? max. units test conditions 1 operating temperature t op -40 85 c 2 supply voltage v dd 4.75 5 5.25 v dc electrical ch aracteristics ? - voltages are with respect to ground (v ss ) unless otherwise stated. characteristics sym. min. typ. ? max. units test conditions 1 supply current i dd 200 ma outputs unloaded. transmitting an all 1?s signal. 2 input high voltage (digital inputs) v ih 2.0 v dd v 3 input low voltage (digital inputs) v il 00.8v 4 input leakage (digital inputs) i il 10* av i = 0 to v dd 5 output high voltage (digital outputs) v oh 2.4 v dd vi oh =7 ma @ v oh =2.4 v 6 output high current (digital outputs) i oh 7 ma source v oh =2.4 v 7 output low voltage (digital outputs) v ol v ss 0.4 v i ol =2 ma @ v ol = 0.4 v 8 output low current (digital outputs) i ol 7masink v ol =0.4 v 9 high impedance leakage (digital i/o) i oz 10 av o = 0 to v dd
mt9074 data sheet 136 zarlink semiconductor inc. note 1: timing for output signals is based on the worst case result of the combination of ttl and cmos thresholds. ? characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage. ? typical figures are at 25c and are for design aid only: not guaranteed and not subject to production testing. ac electrical characteristi cs -timing parameter measurement voltage levels characteristics sym, level units conditions/notes 1 ttl threshold voltage v tt 1.5 0.3 ? v dd v see note 1 2 cmos threshold voltage v ct 0.5 ? v dd v see note 1 3 rise/fall threshold voltage high v hm 2.0 0.7 ? v dd v v ttl cmos 4 rise/fall threshold voltage low v lm 0.8 0.3 ? v dd v v ttl cmos ac electrical ch aracteristics ? - motorola microprocessor timing characteristics sym. min. typ. ? max. units test conditions 1ds low t dsl 70 ns 2ds high t dsh 60 ns 3cs setup t css 0ns 4r/w setup t rws 10 ns 5 address setup t ads 10 ns 6cs hold t csh 0ns 7r/w hold t rwh 15 ns 8 address hold t adh 15 ns 9 data delay read t ddr 90 ns c l =50 pf 10 data hold read t dhr 90 ns c l =50 pf 11 data active to high z delay t daz 90 ns 12 data setup write t dsw 15 ns 13 data hold write t dhw 15 ns
mt9074 data sheet 137 zarlink semiconductor inc. figure 16 - motorola microport timing ? characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage. ? typical figures are at 25c and are for design aid only: not guaranteed and not subject to production testing. ac electrical ch aracteristics ? - intel microprocessor timing characteristics sym. min. typ. ? max. units test conditions 1 rd low t rdl 70 ns 2 rd high t rdh 60 ns 3cs setup t css 0ns 4cs hold t csh 0ns 5 address setup t ads 10 ns 6 address hold t adh 15 ns 7 data delay read t ddr 90 ns c l =50 pf 8 data active to high z delay t daz 90 ns 9 data setup write t dsw 15 ns 10 data hold write t dhw 15 ns ds cs r/w a0-a4 d0-d7 read d0-d7 write note: ds and cs may be connected together. t css t rws t ads t csh t rwh t adh valid data t dsw t dhr t ddr t dhw valid data t dsh t dsl t daz t cyc v tt v tt v tt v tt v tt, v ct v tt
mt9074 data sheet 138 zarlink semiconductor inc. figure 17 - intel microport timing ac electrical characteristi cs - jtag port timing characteristic sym. min. typ. max. units test conditions 1 tck period width t tclk 100 ns bsdl spec?s 12 mhz 2 tck period width low t tclkl 40 ns 3 tck period width high t tclkh 40 ns tdi setup time to tck rising t disu 12 tdi hold time after tck rising t dih 12 tms setup time to tck rising t mssu 12 tms hold time after tck rising t msh 12 tdo delay from tck falling t dod 50 trst pulse width t trst 25 rd cs wr a0-a4 d0-d7 read d0-d7 write t css t ads t csh t csh t adh valid data t dsw t ddr t dhw valid data t rdl t daz t adh t cyc v tt v tt v tt v tt v tt, v ct v tt t rdh
mt9074 data sheet 139 zarlink semiconductor inc. figure 18 - jtag port timing figure 19 - transmit data link timing diagram (t1 mode) ac electrical charact eristics - transmit data link timing (t1 mode) characteristic sym. min. typ. max. units test conditions 1 data link clock pulse width t dw 324 ns 150 pf 2 data link setup t tds 35 ns 3 data link hold t tdh 35 ns t mssu tdi tdo tms tck t disu t msh t dih t dod t tclkh t tclkl t tclk trst t trst txdl t dlh t dls txdlclk t dw v tt, v ct v tt
mt9074 data sheet 140 zarlink semiconductor inc. figure 20 - transmit data link timing diagram (e1 mode) figure 21 - transmit data link functional timing (e1 mode) ac electrical charact eristics - transmit data link timing (e1 mode) characteristic sym. min. typ. max. units test conditions 1 data link clock output delay t tdc 244 ns 150 pf 2 data link setup t tds 35 ns 3 data link hold t tdh 35 ns c4b txdl t tdc t dlh t dls txdlclk v tt v tt, v ct v tt f0b txdlclk time slot 0 bits 4,3,2,1,0 txdl txdlclk txdl example a - 20 kb/s example b - 12 kb/s
mt9074 data sheet 141 zarlink semiconductor inc. figure 22 - receive data link functional timing (t1 mode) figure 23 - receive data link diagram (t1 mode) ac electrical charact eristics - receive data link timing (t1 mode) characteristic sym. min. typ. max units test conditions 1 data link clock output delay t rdc 160 ns 50 pf 2 data link output delay t rdd 45 ns 50 pf 3rxfp output delay t rfd 45 ns 50 pf rxfp rxdlclk rxdl e1.5o rxdl t rdc t rdd rxdlclk v tt, v ct v tt, v ct v tt t rfd t rfd rxfp v tt, v ct
mt9074 data sheet 142 zarlink semiconductor inc. figure 24 - receive data link functional timing (e1 mode) figure 25 - receive data link timing diagram (e1 mode) ac electrical charact eristics - receive data link timing (e1 mode) characteristic sym. min. typ. max. units test conditions 1 data link clock output delay t rdc 160 ns 50 pf 2 data link output delay t rdd 45 ns 50 pf 3rxfp output delay t rfd 45 ns 50 pf rxfp rxdlclk time slot 0 bits 4,3,2,1,0 rxdl rxdlclk rxdl example a - 20 kb/s example b - 12 kb/s e2o rxdl t rdc t rdd rxdlclk t rdc v tt v tt, v ct v tt, v ct
mt9074 data sheet 143 zarlink semiconductor inc. figure 26 - st-bus functional timing diagram figure 27 - st-bus timing diagram (input clocks) ac electrical charact eristics - st-bus (e1 or t1 mode) characteristic sym. min. typ. max. units test conditions 1c4b clock width high or low t 4w 80 ns line synchronization mode 2 frame pulse setup t fps 10 ns 3 frame pulse low t fpl 70 ns 4 serial input setup t sis 20 ns 5 serial input hold t sih 20 ns 6 serial output delay t sod 75 ns 150 pf 7 frame pulse delay t fdp 40 ns line synchronous mode f0b c4b st-bus bit cells channel 31 bit 0 channel 0 bit 7 channel 0 bit 6 channel 0 bit 5 f0b st-bus bit stream all input streams all output streams c4b (input) bit cell bit cell bit cell t sih t fph t fps t sis t sod t 4wi t 4wi v tt v tt v tt v tt, v ct (input)
mt9074 data sheet 144 zarlink semiconductor inc. figure 28 - st-bus timing diagram (output clocks) figure 29 - receive multiframe functional timing (e1 mode) ac electrical charact eristics - multiframe timing (t1 or e1 mode) characteristic sym. min. typ. max. units test conditions 1 receive multiframe output delay t mod 50 ns 150 pf 2 transmit multiframe setup t ms 50 ns 3 transmit multiframe hold t mh 50 * ns * 256 c2 periods -100 nsec f0b st-bus bit stream all input bit cell bit cell bit cell t sih t sis streams t sod all output streams t 4wo c4b (output) (output) t 4wo t fpd t fpd v tt v tt v tt v tt, v ct dsto bit cells f0b bit 7 bit 6 bit 5 bit 4 bit 0 bit 7 bit 6 bit 5 bit 4 bit 0 bit 7 frame 0 frame 12 or 24 rxmf c4b (4.096 mhz)
mt9074 data sheet 145 zarlink semiconductor inc. figure 30 - transmit multiframe functional timing (t1 mode or e1 mode) figure 31 - multiframe timing diagram (t1 mode or e1 mode) f0b txmf dsti bit cells bit 7 bit 6 bit 5 bit 4 bit 0 bit 7 bit 6 bit 5 bit 4 bit 0 bit 7 frame 0 frame n c4b (4.096 mhz) note (1) : these two signals do not have a defined phase relationship c4b rxmf (1) txmf (1) t mod t mod t mh t ms t mh2 f0b v tt v tt, v ct v tt v tt
mt9074 data sheet 146 zarlink semiconductor inc. figure 32 - transmit digital da ta timing diagram (liu disabled) figure 33 - receive digital data timing diagram (liu disabled) ac electrical character istics - transmit digital framer mode characteristics sym. min. typ. max. units test conditions 1 transmit clock pulse width t dw 648 ns 150 pf - t1 mode 2 transmit clock pulse width t dw 244 ns 150 pf - e1 mode 3 transmit data delay t dd 25 ns t dw t wc t wc t dd c1.50 txa/txb c1.5i t rdh t rds rxa/b
mt9074 data sheet 147 zarlink semiconductor inc. figure 34 - d4 format figure 35 - pcm30 format ac electrical character istics - receive digital framer mode characteristics sym. min. typ. max. units test conditions 1 receive data setup time t rds 15 ns 2 receive data hold time t rdh 15 ns frame 12 1 11 12 1 channel 1 2 23 24 most significant bit (first) least significant bit (last) bit 12345678 frame frame frame frame channel channel channel bit bit bit bit bit bit bit 1.5 s 5.2 s 125 s ???????? ???? sbit frame 15 0 14 15 0 time slot 0 1 30 31 most significant bit (first) least significant bit (last) bit 1234 5 678 frame frame frame frame time slot time slot time slot bit bit bit bit bit bit bit 2.0 s (8/2.048) s 125 s ???????? ????
mt9074 data sheet 148 zarlink semiconductor inc. figure 36 - st-bus stream format channel 31 0 30 bit channel channel channel channel 31 0 bit bit bit bit bit bit bit ? ? ? least significant bit (last) most significant bit (first) (8/2.048) s 125 s 7654321 0

www.zarlink.com information relating to products and services furnished herein by zarlink semiconductor inc. or its subsidiaries (collectively ?zarlink?) is believed to be reliable. however, zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from t he application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. neither the supply of such information or purchase of product or service conveys any license, either express or implied, u nder patents or other intellectual property rights owned by zarlink or licensed from third parties by zarlink, whatsoever. purchasers of products are also hereby notified that the use of product in certain ways or in combination with zarlink, or non-zarlink furnished goods or services may infringe patents or other intellect ual property rights owned by zarlink. this publication is issued to provide information only and (unless agreed by zarlink in writing) may not be used, applied or re produced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. the products, t heir specifications, services and other information appearing in this publication are subject to change by zarlink without notice. no warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. it is the user?s responsibility t o fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not b een superseded. manufacturing does not necessarily include testing of all functions or parameters. these products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. all products and materials are sold and services provided subject to zarlink?s conditi ons of sale which are available on request. purchase of zarlink?s i 2 c components conveys a licence under the philips i 2 c patent rights to use these components in and i 2 c system, provided that the system conforms to the i 2 c standard specification as defined by philips. zarlink, zl and the zarlink semiconductor logo are trademarks of zarlink semiconductor inc. copyright zarlink semiconductor inc. all rights reserved. technical documentation - not for resale for more information about all zarlink products visit our web site at

▲Up To Search▲

Price & Availability of MT907405

	To Download MT907405 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .